DSAZSAA0001875.pdf
-
Analog Devices
-
12/2/99 3:30 PM
a
FEATURES
PERFORMANCE
25 ns Instruction Cycle Time 40 MIPS Sustained
Performance
Single-Cycle Instruction Execution
Single-Cycle Context Switch
3-Bus Architecture Allows Dua
-
Original
-
-
Part pricing, stock, data attributes from Findchips.com