DSAFRAZ004521.pdf by Cypress Semiconductor

Partial File Text 350A CY7C1350A/GVT71128ZC36 128Kx36 Pipelined SRAM with NoBLTM Architecture Features · Zero Bus Latency, no dead cycles between write and read cycles · Fast clock speed: 143, 133 and 100 MHz
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSAFRAZ004521.pdf preview Download Datasheet