DSAUD007007.pdf by National Semiconductor

Partial File Text DS32EL0124, DS32ELX0124 125 MHz - 312.5 MHz FPGA-Link Deserializer with DDR LVDS Parallel Interface General Description Features The DS32EL0124/DS32ELX0124 integrates clock and data recovery
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSAUD007007.pdf preview

Download Datasheet

User Tagged Keywords

DS32EL0124 DS32EL0124SQ DS32EL0124SQE DS32EL0124SQX DS32ELX0124 DS32ELX0124SQ nrzi Decoder