DSA2IH00159394.pdf by Not Available

Partial File Text Logic Buffered Delay Modules Logic Families: TTL - FAST - AC ECL Output Delays up to 1000ns Single, Dual /Triple Independent, S&10 Tap Standard Configurations Gullwing & J Bend SMD Versions Programm
Datasheet Type Scan
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown

DSA2IH00159394.pdf preview

Download Datasheet

User Tagged Keywords

rhombus delay lines TRAILING TTL ACTIVE DELAY LINE

Price & Stock Powered by