DSA00289570.pdf

Manufacturer Actel
Partial File Text Application Note AC319 Using EDAC RAM for RadTolerant RTAX-S/SL and Axcelerator® FPGAs Applies to EDAC Core from Libero IDE v7.2 and Newer Introduction The newest Actel designed-for-space field
Datasheet Type Original

DSA00289570.pdf preview Download Datasheet

User Tagged Keywords

"hamming code" 352-CQFP AX2000 Axcelerator FPGAs block diagram code hamming using vhdl Core from Libero hamming code encoder hamming code FPGA hamming code in vhdl hamming decoder vhdl code hamming encoder decoder IBM 2568 lin bus example C codes matrix multiplication code in vhdl with testbench file on error correction code in fpga in vhd parity ECC SEC-DED Hamming code SRAM RAM SEU RTAX1000S RTAX1000S-SL RTAX4000S SECDED SRAM edac verilog code for 16 bit ram verilog code for 3*3 matrix multiplication verilog code for matrix multiplication verilog code hamming verilog hdl code for matrix multiplication verilog hdl code for parity generator verilog hdl code for triple modular redundancy vhdl code for matrix multiplication vhdl code for pipelined matrix multiplication vhdl code for transpose memory vhdl code hamming vhdl code hamming ecc vhdl code hamming edac memory vhdl code hamming window vhdl code SECDED vhdl coding for error correction and detection vhdl coding for hamming code