DSA00923799.pdf by Zarlink Semiconductor
- ZL30112 SLIC/CODEC DPLL Data Sheet Features · · · · · · · · Synchronizes to 8 kHz, 2.048 MHz, 8.192 MHz or 19.44 MHz input Provides 2.048 MHz and 8.192 MHz output clocks and an 8 kHz framing pulse A
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
