DSA3H002048.pdf by Xilinx

Partial File Text LogiCORE IP AXI Slave Burst (v1.00b) DS769 October 16, 2012 Product Specification Introduction The LogiCORETM IP AXI Slave Burst core provides an interface between the AXI4 memory-mapped interfac
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock
Powered by Findchips

DSA3H002048.pdf preview

Download Datasheet

User Tagged Keywords

AMBA AXI4 stream specifications state machine axi state machine axi 3 protocol Xilinx ISE Design Suite