This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Features
· Embedded e500 Book E-compatible Core Available up to 833 MHz
32-bit, Dual-issue, Superscalar, Seven-stage Pipeline 1850 MIPS at 800 MHz (Est. Dhrystone 2.1) 32 KB L1 Data and 32 KB
