This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Using a Lattice CPLD and Flash Memory
to Configure an SRAM-Based FPGA
October 2003
Reference Design RD1017
Introduction
SRAM-based FPGA devices are volatile and require reconfiguration on pow