This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
FEATURES
FUNCTIONAL BLOCK DIAGRAM
Fully specified rail to rail at VCC = 2.5 V to 5.5 V
Input common-mode voltage from â0.2 V to VCC + 0.2 V
Low glitch CMOS-/TTL-compatible output stage
40 n