DSA00232029.pdf
by Fairchild Semiconductor
- DM74LS74A Dual Positive-Edge-Triggered D Flip-Flops with Preset, Clear and Complementary Outputs hold times are not violated. A low logic level on the preset or clear inputs will set or reset the
- Original
- No
- Unknown
- Obsolete
- Find it at Findchips.com
