This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
1.2
Internal Block Diagram
Port 5
P52
P51
P50
Port A
WDT × 2 channel
RAM
Port B
ROM
(mask ROM,
flash memory*1)
Peripheral address bus
PC break controller
Peripheral