DSA00111852.pdf
-
Cypress Semiconductor
-
CY3130
Warp3® VHDL and Verilog Development
System for CPLDs
-- Schematic capture (ViewDraw)
-- VHDL source-level simulator (SpeedWave)
Schematic
Capture
VHDL
SIMULATION
· Sophisti
-
Original
-
-
Part pricing, stock, data attributes from Findchips.com