DSA00138241.pdf by Cypress Semiconductor

Partial File Text 3 CY2300 Phase-Aligned Clock Multiplier Features Benefits · 4-multiplier configuration 1/2x, 1x, 1x, 2x Ref · Single phase-locked loop architecture 10 MHz to 166.67 MHz operating
Datasheet Type Original
RoHS Unknown
Pb Free Unknown
Lifecycle Unknown
Price & Stock Find it at Findchips.com

DSA00138241.pdf preview

Download Datasheet

User Tagged Keywords

CY2300 CY2300SC CY2300SI

Price & Stock Powered by