This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
INTERFACING IDT's
3.3V MULTI-QUEUE FIFO
TO THE VIRTEX II FPGA
PRELIMINARY
APPLICATION NOTE
AN-349
By Stewart Speed
Since the device is programmable and queues are addressable on both the
w