This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
PRELIMINARY
D E V IC E S P E C IF IC A T IO N
320000 SERIES ECL/TTL "TURBO" LOGIC ARRAYS
020000 FEATURES
· Up to 16000 gates, channel-less architecture · lOOps gate delays · Ultra low power (.5-