This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
dacormaiopril
72 Mb (2M x 36 & 4M x 18)
DDR-IIP (Burst of 2) CIO Synchronous SRAMs
.
(2.5 Cycle Read Latency)
Features
· 2M x 36 or 4M x 18.
· On-chip delay-locked loop (DLL) for wide dat
