DSAUTAZ0017581.pdf by Xilinx
- XILINX CPLD http://www.xilinx.com/products/cpldsolutions PACKAGE OPTIONS AND USER I/O PRODUCT SELECTION MATRIX I/O Features Min. Pin-to-Pin Logic Delay (ns) Product terms per Macrocell Output
- Original
- Unknown
- Unknown
- Unknown
-
Powered by
Findchips
