This site uses third-party website tracking technologies to provide and continually improve our services, and to display advertisements according to users' interests. I agree and may revoke or change my consent at any time with effect for the future.
Figure 1. Block Diagram
GA1210E
F I F I F ]
CONTROL LOGIC
F l
F l
F l
_
PHASE-LOCKED LOOP (P IL )
\
MUX
/--
DIVIDE
LOGIC
OUTPUT BUFFER
OUTPUT BUFFER
OUTPUT
