Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XILINX XFP Search Results

    XILINX XFP Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    UE75A305000T Amphenol Communications Solutions XFP CONNECTOR Visit Amphenol Communications Solutions
    U79A1312D01 Amphenol Communications Solutions XFP Visit Amphenol Communications Solutions
    U79A1E12001 Amphenol Communications Solutions XFP CAGE Visit Amphenol Communications Solutions
    U79A1F12001 Amphenol Communications Solutions XFP CAGE Visit Amphenol Communications Solutions
    U79A1D1200A Amphenol Communications Solutions XFP CAGE Visit Amphenol Communications Solutions

    XILINX XFP Datasheets Context Search

    Catalog Datasheet Type Document Tags PDF

    CHING EMC 182

    Abstract: XC4FX100 ML505 System ACE CompactFlash Solution in ML402 microblaze ethernet ML506 IR ML405 ML501 ml501 de xilinx compactflash ML506 JTAG
    Text: Embedded System Tools Reference Guide EDK 11.3.1 UG111 September 16, 2009 . R Copyright 2002 – 2009 Xilinx, Inc. All Rights Reserved. XILINX, the Xilinx logo, the Brand Window and other designated brands included herein are trademarks of Xilinx, Inc.


    Original     		UG111 UG111, CHING EMC 182 XC4FX100 ML505 System ACE CompactFlash Solution in ML402 microblaze ethernet ML506 IR ML405 ML501 ml501 de xilinx compactflash ML506 JTAG PDF

    32 BIT ALU design with verilog/vhdl code

    Abstract: 16 BIT ALU design with verilog/vhdl code verilog code for 32 BIT ALU implementation ALU VHDL And Verilog codes TRANSISTOR SUBSTITUTION DATA BOOK XC2064 XC3000A XC3000L XC3090 XC3100A
    Text: Xilinx/ Synopsys Interface Guide Introduction to the Xilinx Synopsys Interface Getting Started Synthesizing Your Design Using Core Generator and LogiBLOX Simulating Your Design Using Files, Programs, and Libraries XSI Library Primitives Targeting Virtex Devices


    Original     		XC2064, XC3090, XC4005, XC5210, XC-DS501 32 BIT ALU design with verilog/vhdl code 16 BIT ALU design with verilog/vhdl code verilog code for 32 BIT ALU implementation ALU VHDL And Verilog codes TRANSISTOR SUBSTITUTION DATA BOOK XC2064 XC3000A XC3000L XC3090 XC3100A PDF

    4 BIT ALU design with vhdl code using structural

    Abstract: PRISM GT xc2064 SAMPLE WC PROJECTS
    Text: Xilinx/ Synopsys Interface Guide Introduction to the Xilinx/ Synopsys Interface Getting Started Synthesizing Your Design with FPGA Compiler II Synthesizing Your Design with FPGA Compiler and Design Compiler Using Core Generator and LogiBLOX Simulating Your Design


    Original     		XC2064, XC3090, XC4005, XC5210, XC-DS501 4 BIT ALU design with vhdl code using structural PRISM GT xc2064 SAMPLE WC PROJECTS PDF

    microstripline FR4

    Abstract: rogers 4403 rogers* 4403 microstripline MK322 rogers Agilent 322 transmitter agilent oc 192 frequency of FR4 5GHz of FR4
    Text: Crosstalk: A Challenge Overcome in Multi-Channel Long Reach 10Gb/s+ Serial Backplanes Bodhi Das, Xilinx bodhi.das@xilinx.com Roland Moedinger, ERNI (roland.moedinger@erni.de) 2 Outline • Crosstalk • ERNI ERmet zeroXT connector • Xilinx Virtex-II Pro X FPGA


    Original     		10Gb/s+ 6100A 81134ACl 71612C 10Gb/s microstripline FR4 rogers 4403 rogers* 4403 microstripline MK322 rogers Agilent 322 transmitter agilent oc 192 frequency of FR4 5GHz of FR4 PDF

    LCA2NCD

    Abstract: cut template DRAWING synopsys Platform Architect DataSheet XC9000 Xilinx Ethernet development XC2000 XC3000 XC3000A XC4000E XC5200
    Text:  April 1998 Version M1.4 Xilinx Software Conversion Guide from XACTstep v5.X to XACTstep vM1.X Application Note Summary This guide will help you convert your existing designs from previous versions of XACTstep 5.X to XACTstep M1.X software. Xilinx Families


    Original     		XC3000A/L, XC3100A/L, XC4000E/L, XC4000EX/XL/XV, XC5200, XC9500 LCA2NCD cut template DRAWING synopsys Platform Architect DataSheet XC9000 Xilinx Ethernet development XC2000 XC3000 XC3000A XC4000E XC5200 PDF

    TRANSISTOR REPLACEMENT GUIDE

    Abstract: 3195A verilog hdl code for parity generator xc3000 xact vhdl code for 8-bit parity checker 3000a7 vhdl code for 8 bit ODD parity generator CMOS 4002 X4897 XC4000A
    Text: Introduction Getting Started FPGA Compiler Tutorial Design Compiler Tutorial Xilinx Synopsys Interface FPGA User Guide Using the FPGA Compiler Using the Design Compiler Simulating Your FPGA Design Files, Programs, and Libraries Xilinx Synopsys Interface FPGA User Guide — December, 1994 0401291 01 Printed in U.S.A.


    Original     		PDF

    X7423

    Abstract: M1543 xilinx xact viewlogic interface user guide M1541 X8018 x5200 LCA2NCD X8048
    Text:  June 1998 Version M1.5 Xilinx Software Conversion Guide from XACTstep v5.X to vM1.X Application Note Summary This guide will help you convert your existing designs from previous versions of XACTstep 5.X to the M1.X version of the software. Xilinx Families


    Original     		XC3000A/L, XC3100A/L, XC4000E/L, XC4000EX/XL/XLA/XV, XC9500/XL X7423 M1543 xilinx xact viewlogic interface user guide M1541 X8018 x5200 LCA2NCD X8048 PDF

    64b/66b encoder

    Abstract: PRBS31 transistor B1010 DSP48E1 FF1155 FF1923 FF1924 UG371 XC6VLX760 transistor b1011
    Text: Virtex-6 FPGA GTH Transceivers User Guide UG371 v2.1 October 4, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or


    Original     		UG371 16-bit 0x5004 0x8004 0x5104 0x5204 0x5304 0x5005 0x5105 64b/66b encoder PRBS31 transistor B1010 DSP48E1 FF1155 FF1923 FF1924 UG371 XC6VLX760 transistor b1011 PDF

    CEI11

    Abstract: PRBS11 UG371 XC6VHX255T-FF1155 FPGA Virtex 6 Ethernet h8440 PRBS31 DSP48E1 FF1155 FF1923
    Text: Virtex-6 FPGA GTH Transceivers User Guide UG371 v2.0 February 16, 2010 Xilinx is disclosing this user guide, manual, release note, and/or specification (the “Documentation”) to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or


    Original     		UG371 CEI11 PRBS11 UG371 XC6VHX255T-FF1155 FPGA Virtex 6 Ethernet h8440 PRBS31 DSP48E1 FF1155 FF1923 PDF

    RX-2C G

    Abstract: tx2c transmitter TX 2E 1240 picosecond tx-2b equivalent Gigabyte 848 TX-2B RX-2B ROSENBERGER RX_2B XENPAK70
    Text: Virtex-4 RocketIO Multi-Gigabit Transceiver User Guide UG076 v4.1 November 2, 2008 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		UG076 8B/10B RX-2C G tx2c transmitter TX 2E 1240 picosecond tx-2b equivalent Gigabyte 848 TX-2B RX-2B ROSENBERGER RX_2B XENPAK70 PDF

    SDP-UNIV-44

    Abstract: pa44-48u XILINX vhdl code REED SOLOMON encoder de so8 ep vhdl code manchester encoder CNV-PLCC-XC1736 ALL-07 xc2 xilinx XC1765D vhdl manchester
    Text: XCELL Issue 17 Second Quarter 1995 THE QUARTERLY JOURNAL FOR XILINX PROGRAMMABLE LOGIC USERS GENERALFEATURES R The Programmable Logic CompanySM Inside This Issue: GENERAL Fawcett: The New Reality. . 2 Guest Editorial: Curt Wozniak . 3


    Original     		PDF

    xce4000x

    Abstract: No abstract text available
    Text: Quick Start Guide for Xilinx Alliance Series 1.5 Introduction Installing the Software Design Implementation Tools Tutorial Using the Software Cadence Concept and Verilog Interface Notes Alliance FPGA Express Interface Notes Mentor Graphics Interface Notes


    Original     		XC2064, XC3090, XC4005, xce4000x PDF

    XC1765D

    Abstract: TECHNICAL SPECIFICATION DATA SHEET GOLD 705 TFM 5199 XC1765D Series pinout cartridge printer sol 20 Package XILINX synopsys Platform Architect DataSheet tek 455 manual virtex user guide 1999 XC Series
    Text: Alliance Series 2.1i Quick Start Guide Introduction Implementation Tools Tutorial Using the Software Alliance FPGA Express Interface Notes Mentor Graphics Interface Notes Xilinx Synopsys Interface Notes Viewlogic Interface Notes Using LogiBLOX with CAE Interfaces


    Original     		XC2064, XC3090, XC4005, XC5210, XC-DS501 XC1765D TECHNICAL SPECIFICATION DATA SHEET GOLD 705 TFM 5199 XC1765D Series pinout cartridge printer sol 20 Package XILINX synopsys Platform Architect DataSheet tek 455 manual virtex user guide 1999 XC Series PDF

    n117

    Abstract: pinout of bel 187 transistor decoder in verilog with waveforms and report EPIC-1 sol 20 Package XILINX x8086 XC2064 XC3090 XC4005 XC5210
    Text: Quick Start Guide for Xilinx Alliance Series 1.4 Introduction Installation Alliance Series Design Implementation Tools Tutorial How This Release Works Cadence Concept and Verilog Interface Notes Alliance FPGA Express Interface Notes Mentor Graphics Interface


    Original     		XC2064, XC3090, XC4005, XC5210, XC-DS501, n117 pinout of bel 187 transistor decoder in verilog with waveforms and report EPIC-1 sol 20 Package XILINX x8086 XC2064 XC3090 XC4005 XC5210 PDF

    1718l

    Abstract: LEAP-U1 17-18L 74160 pin description Xilinx XC2000 74160 function table 74160 pin layout xilinx 1736a advantages of proteus software 1765d
    Text: XCELL Issue 21 Second Quarter 1996 THE QUARTERLY JOURNAL FOR XILINX PROGRAMMABLE LOGIC USERS R PRODUCTINFORMATION The Programmable Logic CompanySM VHDL Made Easy! Introducing Foundation Series Software Inside This Issue: GENERAL Fawcett: PLDs, Pins, PCBs part 2 .2


    Original     		PDF

    vhdl code for ethernet mac spartan 3

    Abstract: vhdl code for ethernet mac lite spartan 3 rs232 VHDL xc9500 VHDL CODE FOR HDLC controller DO-DI-10GEMAC turbo encoder simulink DO-DI-AWGN verilog code for fibre channel DO-DI-UART-SD xilinx uart verilog code
    Text: Программное обеспечение и средства отладки ПЛИС Xilinx Price List 30 августа 2004 г. R Программное обеспечение проектирования микросхем Xilinx Название


    Original     		PDF

    OSC52

    Abstract: XC3000 XC3100A XC4000A XC4000E XC4025 XC5200 vq100 xilinx xc3000 xact reference guide
    Text: book : cover 1 Wed Jul 3 10:08:16 1996 R Release Document XACTstep Version 5.2/6.0 Synopsys October 1995 Read This Before Installation book : cover 2 Wed Jul 3 10:08:16 1996 Synopsys Xilinx Development System book : online i Wed Jul 3 10:08:16 1996 Installing Online Documentation


    Original     		PDF

    DesignWare

    Abstract: DS401 XC4000 XC4000E BAD02
    Text: TECHNICAL QUESTIONS AND ANSWERS CPLDs When using XABEL-CPLDTM, how do I specify fast slew rates for Xilinx CPLDs? Q Q By default, the slew rate is SLOW for all pins. The FAST attribute is used to selectively control the slew rate on a pin-by-pin basis for any output signal. In


    Original     		PDF

    BLVDS-25

    Abstract: LVDSEXT-25 4564 RAM XC2VP70 FF1704 pinout XC2V1000 Pin-out XC2V1500 XC2V2000 XC2V3000 XC2V6000 XC2V8000
    Text: Xilinx Virtex-II Series FPGAs and RocketPHY Physical Layer Transceivers Transceiver Blocks 992 88 120 200 264 432 528 624 720 912 1104 1108 Chip Scale Packages CS – wire-bond chip-scale BGA (0.8 mm ball spacing) 144 8 88 92 FF896 92 8 FF1152 BGA Packages (BG) – wire-bond standard BGA (1.27 mm ball spacing)


    Original     		FF896 FF1152 FF11486 10Gbps BLVDS-25 LVDSEXT-25 4564 RAM XC2VP70 FF1704 pinout XC2V1000 Pin-out XC2V1500 XC2V2000 XC2V3000 XC2V6000 XC2V8000 PDF

    10G Ethernet PHy

    Abstract: STM-64 infiniband Physical Medium Attachment 0C-48 LVPECL XGC1120
    Text: New RocketPHY Transceiver Family Debuts at 10 Gbps A new family of 10 Gbps serial I/O transceivers dramatically cuts costs in light-speed applications. These transceivers make it possible to create unique optical connectivity designs. by Robert Bielby Senior Director, Strategic Solutions Marketing


    Original     		OC-192 10G Ethernet PHy STM-64 infiniband Physical Medium Attachment 0C-48 LVPECL XGC1120 PDF

    LVDS 10G

    Abstract: 10gbps serdes 10GBASE-W 10G laser driver STM-64 XFP-10 10G serdes xfi to xfi Xilinx xfp OC-192 TX drive
    Text: XGC1320 - 10GE/10GFC ✔ ✔ ✔ ✔ ✔ • Multi-Rate 9.9532 - 10.51875 Gbps Integrated CMOS Transceiver MUX/DeMUX, CDR, CMU • SONET OC-192/SDH STM-64 – 9.9532 Gbps data rate (155 MHz or 622 MHz ref. clock) – Exceeds OC-192 jitter generation, jitter transfer, and jitter


    Original     		XGC1121 XGC1320 10GE/10GFC XGC1120 OC-192/SDH STM-64 OC-192 16-bit LVDS 10G 10gbps serdes 10GBASE-W 10G laser driver STM-64 XFP-10 10G serdes xfi to xfi Xilinx xfp OC-192 TX drive PDF

    10G CDR

    Abstract: STM-64 10GBase-W OC-192 TX drive
    Text: RocketPHY Eye Diagram RocketPHY is a family of RocketPHY 10G Ultra MSA/Product Family Features 10Gbps physical layer • Multi-Rate 9.9532 - 10.709 Gbps Integrated CMOS Transceiver MUX/DeMUX, CDR, CMU transceivers that are • SONET OC-192/SDH STM-64/Telcordia compliant


    Original     		10Gbps OC-192/SDH STM-64/Telcordia OC-192 95ngdom 10G CDR STM-64 10GBase-W OC-192 TX drive PDF

    zynq cpri ethernet software example

    Abstract: virtex-7 GTH2 virtex7 zynq axi ethernet software example 3030 xilinx gtx 970
    Text: LogiCORE IP CPRI v5.1 DS611 April 24, 2012 Product Specification Introduction LogiCORE IP Facts The LogiCORE IP Common Packet Radio Interface CPRI™ core is a high-performance, low-cost flexible solution for implementation of the CPRI interface. This core


    Original     		DS611 zynq cpri ethernet software example virtex-7 GTH2 virtex7 zynq axi ethernet software example 3030 xilinx gtx 970 PDF

    verilog code for 10 gb ethernet

    Abstract: testbench verilog ram 16 x 4 66-BIT testbench of an ethernet transmitter in verilog free vhdl code for pll testbench verilog ram 16 x 8 verilog code for 16 bit common bus vhdl code for ethernet csma cd vhdl code for clock and data recovery vhdl code for clock phase shift
    Text: Application Note: Virtex-II/Virtex-II Pro 10 Gigabit Ethernet/FibreChannel PCS Reference Design R XAPP775 v1.0 August 25, 2004 Author: Justin Gaither and Marc Cimadevilla Summary This application note describes the 10 Gigabit Ethernet Physical Coding Sublayer (PCS)


    Original     		XAPP775 XAPP606) XAPP268: XAPP622: 644-MHz XAPP661: XAPP265: XAPP677: 300-Pin ML10G verilog code for 10 gb ethernet testbench verilog ram 16 x 4 66-BIT testbench of an ethernet transmitter in verilog free vhdl code for pll testbench verilog ram 16 x 8 verilog code for 16 bit common bus vhdl code for ethernet csma cd vhdl code for clock and data recovery vhdl code for clock phase shift PDF