Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XCV50E Search Results

    SF Impression Pixel

    XCV50E Price and Stock

    AMD XCV50E-6PQ240I

    IC FPGA 158 I/O 240QFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XCV50E-6PQ240I Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    AMD XCV50E-6FG256I

    IC FPGA 176 I/O 256FBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XCV50E-6FG256I Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    AMD XCV50E-7PQ240C

    IC FPGA 158 I/O 240QFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XCV50E-7PQ240C Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    AMD XCV50E-7PQ240I

    IC FPGA 158 I/O 240QFP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XCV50E-7PQ240I Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now

    AMD XCV50E-7CS144I

    IC FPGA 94 I/O 144CSBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey XCV50E-7CS144I Tray
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Find more XCV50E price and stock on Findchips.com

    XCV50E Datasheets (83)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    XCV50E Xilinx Virtex-E 1.8 V Field Programmable Gate Arrays Original PDF
    XCV50E-6BG240C Xilinx Virtex-E 1.8 V Field Programmable Gate Arrays Original PDF
    XCV50E-6BG240I Xilinx Virtex-E 1.8 V Field Programmable Gate Arrays Original PDF
    XCV50E-6CS144 Xilinx System ACE SC Solution Original PDF
    XCV50E-6CS144C Xilinx Virtex-E 1.8V field programmable gate array. Original PDF
    XCV50E-6CS144C Xilinx 50000 SYSTEM GATE 1.8 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XCV50E-6CS144C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 94 I/O 144CSBGA Original PDF
    XCV50E-6CS144I Xilinx Virtex-E 1.8V field programmable gate array. Original PDF
    XCV50E-6CS144I Xilinx 50,000 SYSTEM GATE 1.8 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XCV50E-6CS144I Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 94 I/O 144CSBGA Original PDF
    XCV50E-6CSG144C Xilinx XCV50E-6CSG144C - NOT RECOMMENDED for NEW DESIGN Original PDF
    XCV50E-6CSG144I Xilinx XCV50E-6CSG144I - NOT RECOMMENDED for NEW DESIGN Original PDF
    XCV50E-6FG240C Xilinx Virtex-E 1.8 V Field Programmable Gate Arrays Original PDF
    XCV50E-6FG240I Xilinx Virtex-E 1.8 V Field Programmable Gate Arrays Original PDF
    XCV50E-6FG256C Xilinx 50000 SYSTEM GATE 1.8 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XCV50E-6FG256C Xilinx Virtex-E 1.8V field programmable gate array. Original PDF
    XCV50E-6FG256C Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 176 I/O 256FBGA Original PDF
    XCV50E-6FG256I Xilinx 50,000 SYSTEM GATE 1.8 VOLT FPGA - NOT RECOMMENDED for NEW DESIGN Original PDF
    XCV50E-6FG256I Xilinx Virtex-E 1.8V field programmable gate array. Original PDF
    XCV50E-6FG256I Xilinx Embedded - FPGAs (Field Programmable Gate Array), Integrated Circuits (ICs), IC FPGA 176 I/O 256FBGA Original PDF

    XCV50E Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    H16550

    Abstract: xilinx asynchronous fifo baud rate generator vhdl XC2V80 XC2S50E-7
    Text: H16550 - Universal Asynchronous Receiver/Transmitter with FIFOs April 5, 2002 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core Documentation Core documentation EDIF Netlist; VHDL Source RTL Design File Formats available at extra cost


    Original     		PDF H16550 xilinx asynchronous fifo baud rate generator vhdl XC2V80 XC2S50E-7

    SRL16E

    Abstract: SRL16 XIP2004 XIP2005 XIP2006 XIP2007 XIP2008 SRL16Es binaryencoded Ternary CAM
    Text: Content-Addressable Memory V3.0 March 14, 2002 Product Specification DIN[n:0] WR_ADDR[m:0] DATA_MASK[n:0] Xilinx Inc. 2100 Logic Drive San Jose, CA 95124 Phone: +1 408-559-7778 Fax: +1 408-559-7114 E-mail: logicore@xilinx.com URL: www.xilinx.com/ipcenter Support: www.support.xilinx.com


    Original     		PDF XIP2004 SRL16E SRL16 XIP2004 XIP2005 XIP2006 XIP2007 XIP2008 SRL16Es binaryencoded Ternary CAM

    8250 uart block diagram

    Abstract: 8250 uart block diagram UART using VHDL fifo generator xilinx spartan synchronous fifo design in verilog XILINX FIFO UART asynchronous fifo vhdl xilinx fifo design in verilog MC8250 xilinx fifo 9.3
    Text: MC-XIL-UART Asynchronous Communications Core May 20, 2002 Product Specification AllianceCORE Facts Core Specifics See Table 1 Provided with Core 0HPHF&RUH Documentation Design File Formats Verification TM Product Line 9980 Huennekens Street San Diego, CA 92121


    Original     		PDF

    z80 microprocessor

    Abstract: z80 vhdl z80 microprocessor family Z80PIO z80-pio daisy chain verilog XC2V50-5 CZ80CPU CZ80PIO Z80CPU
    Text: CZ80PIO Peripheral Device February 12, 2002 Product Specification AllianceCORE Facts CAST, Inc. 11 Stonewall Court Woodcliff Lakes, New Jersey 07677 USA Phone: +1-201-391-8300 Fax: +1-201-391-8694 E-Mail: info@cast-inc.com URL: www.cast-inc.com Features


    Original     		PDF CZ80PIO z80 microprocessor z80 vhdl z80 microprocessor family Z80PIO z80-pio daisy chain verilog XC2V50-5 CZ80CPU Z80CPU

    cpld 95108

    Abstract: XCV200-6PQ240C XCV1000E-6HQ240C XCV800-6HQ240C XCV100E-6PQ240C XCV200E-6PQ240C XCV300E-6PQ240C XCV400E-6HQ240C XCV50-6PQ240C XCV50E-6PQ240C
    Text: GVA-270 Virtex -E DSP Hardware Accelerator Revision A April 3, 2000 GV & Associates, Inc. 23540 Oriente Way Ramona, CA 92065 USA Phone: +1 760-789-7015 Fax: +1 760-789-7015 E-mail: loop@gvassociates.com Web: www.gvassociates.com Features • • • •


    Original     		PDF GVA-270 40-bit 65MHz 12-Bit AD6640) AD9762) XCV1000E6HQ240C 120MSPS cpld 95108 XCV200-6PQ240C XCV1000E-6HQ240C XCV800-6HQ240C XCV100E-6PQ240C XCV200E-6PQ240C XCV300E-6PQ240C XCV400E-6HQ240C XCV50-6PQ240C XCV50E-6PQ240C

    Untitled

    Abstract: No abstract text available
    Text: R DS087 v2.1 March 10, 2003 System ACE MPM Solution Preliminary Product Specification Summary • • • • • • • System-level, high capacity, preconfigured solution for Virtex Series FPGAs, Virtex-II Series Platform FPGAs, and Spartan™ FPGAs


    Original     		PDF DS087 XCCACEM16-BG388I XCCACEM32-BG388I XCCACEM64-BG388I 388-pin XCCACEM16BG388I XCCACEM32BG388I XCCACEM64BG388I

    sis 968

    Abstract: vhdl code for complex multiplication and addition 200E 300E 400E 600E PCI33 3 bit right left shift register verilog vHDL prog
    Text: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-2 v2.3 November 9, 2001 Preliminary Product Specification Architectural Description Virtex-E Array The Virtex-E user-programmable gate array, shown in Figure 1, comprises two major configurable elements: configurable logic blocks (CLBs) and input/output blocks (IOBs).


    Original     		PDF DS022-2 XCV2600E XCV3200E DS022-1, DS022-2, DS022-3, DS022-4, sis 968 vhdl code for complex multiplication and addition 200E 300E 400E 600E PCI33 3 bit right left shift register verilog vHDL prog

    diode T25-4

    Abstract: IC AN214 N345 pioneer amplifier an214 XCV1600E ac3 amplifier circuit diagram AN214 amplifier horizontal driver transistor D155 K235 XCV300E-6PQ240C
    Text: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.2 November 9, 2001 Preliminary Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels)


    Original     		PDF DS022-1 32/64-bit, 66-MHz FG1156 XCV3200E DS022-1, DS022-2, DS022-4 DS022-3, diode T25-4 IC AN214 N345 pioneer amplifier an214 XCV1600E ac3 amplifier circuit diagram AN214 amplifier horizontal driver transistor D155 K235 XCV300E-6PQ240C

    LM3874-Adj

    Abstract: N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746
    Text: 適用於 Xilinx FPGA 的模擬技術設計指南 Power Expert . . 2 適用於 FPGA 的電源 管理解決方案 . . 3-19 適用於 FPGA 的高速 接口解決方案 . . 20-21 適用於 FPGA 及 CPLD 的 JTAG 測試方案 . 22-23


    Original     		PDF OT-223 OT-23 O-220 O-263 LM3874-Adj N CHANNEL MOSFET 10A 1000V CoolRunner-II CPLD LM2727 LM2737 LM2742 LM2743 LM2744 LM2745 LM2746

    verilog code 16 bit LFSR

    Abstract: vhdl code 16 bit LFSR verilog code 8 bit LFSR vhdl code 8 bit LFSR simple LFSR verilog hdl code for parity generator 8 shift register by using D flip-flop SRL16 vhdl code Pseudorandom Streams Generator VHDL 32-bit pn sequence generator
    Text: Application Note: Virtex Series, Virtex-II Series and Spartan-II family R XAPP220 v1.1 January 11, 2001 LFSRs as Functional Blocks in Wireless Applications Author: Stephen Lim and Andy Miller Summary Linear Feedback Shift Registers (LFSRs) are commonly used in applications where pseudorandom bit streams are required. LFSRs are the functional building blocks of circuits like the


    Original     		PDF XAPP220 XAPP211) XAPP217) SRL16 41-stage, 41-stage SRL16s. verilog code 16 bit LFSR vhdl code 16 bit LFSR verilog code 8 bit LFSR vhdl code 8 bit LFSR simple LFSR verilog hdl code for parity generator 8 shift register by using D flip-flop SRL16 vhdl code Pseudorandom Streams Generator VHDL 32-bit pn sequence generator

    Field Programmable Gate Arrays

    Abstract: DS022-1 XCV1000E XCV100E MB 300E FPGA Virtex 6 pin configuration XCV1600E XCV2000E XCV200E XCV300E
    Text: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.3 July 17, 2002 Production Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 k to 4 M system gates - 130 MHz internal performance (four LUT levels)


    Original     		PDF DS022-1 32/64-bit, 66-MHz DS022-1, DS022-2, DS022-3, DS022-4, Field Programmable Gate Arrays DS022-1 XCV1000E XCV100E MB 300E FPGA Virtex 6 pin configuration XCV1600E XCV2000E XCV200E XCV300E

    XAPP137

    Abstract: FPGA Virtex 6 pin configuration XAPP138 CF75h XAPP132 XAPP139 XC4000 XC4000X XC4000XLA XCV50
    Text: Application Note: Virtex Series Virtex FPGA Series Configuration and Readback R XAPP138 v2.5 November 5, 2001 Summary This application note is offered as complementary text to the configuration section of the Virtex data sheet. It is strongly recommended that the Virtex data sheets be reviewed prior to


    Original     		PDF XAPP138 XCV1000 XAPP137 FPGA Virtex 6 pin configuration XAPP138 CF75h XAPP132 XAPP139 XC4000 XC4000X XC4000XLA XCV50

    datasheet transistor said horizontal tt 2222

    Abstract: interface of rs232 to UART in VHDL xc9500 80C31 instruction set apple ipad schematic drawing 8 bit alu in vhdl mini project report apple ipad 2 circuit schematic apple ipad Apple iPad 2 panasonic inverter dv 700 manual TT 2222 Horizontal Output Transistor pins out
    Text: Virtex-II Platform FPGA User Guide UG002 v2.2 5 November 2007 R R Xilinx is disclosing this user guide, manual, release note, and/or specification (the "Documentation") to you solely for use in the development of designs to operate with Xilinx hardware devices. You may not reproduce, distribute, republish, download, display, post, or transmit the


    Original     		PDF UG002 datasheet transistor said horizontal tt 2222 interface of rs232 to UART in VHDL xc9500 80C31 instruction set apple ipad schematic drawing 8 bit alu in vhdl mini project report apple ipad 2 circuit schematic apple ipad Apple iPad 2 panasonic inverter dv 700 manual TT 2222 Horizontal Output Transistor pins out

    four way traffic light controller vhdl coding

    Abstract: vhdl code Wallace tree multiplier block diagram baugh-wooley multiplier vhdl code for Wallace tree multiplier vhdl code for traffic light control 8051 project on traffic light controller COOLRUNNER-II ucf file tq144 baugh-wooley multiplier verilog vhdl code manchester encoder traffic light controller vhdl coding
    Text: Programmable Logic Design Quick Start Handbook R R Xilinx is disclosing this Document and Intellectual Property hereinafter “the Design” to you for use in the development of designs to operate on, or interface with Xilinx FPGAs. Except as stated herein, none of the Design may be copied, reproduced, distributed, republished,


    Original     		PDF

    LM3874-Adj

    Abstract: LM3671 operational amplifier discrete schematic SCANSTA111 LP2985 LM2671 lm3485 LP3874-ADJ LM3874 SPARTAN-3 XC3S400
    Text: Analog Design Guide for Xilinx FPGAs Power Expert . 2 Power Management Solution for FPGAs . 3-19 High-Speed Interface Solution for FPGAs . 20-21 JTAG for FPGAs . 22-23 High-speed ADCs for FPGAs . 24-25


    Original     		PDF O-220 O-263 OT-23 LM3874-Adj LM3671 operational amplifier discrete schematic SCANSTA111 LP2985 LM2671 lm3485 LP3874-ADJ LM3874 SPARTAN-3 XC3S400

    XC2V80

    Abstract: XCV300E XCV1000E
    Text: Reference Software Software Solutions Version 3 Development Systems Quick Reference Guide Xilinx development systems give you the speed you need. With the initial release of our version 3 solutions, Xilinx place-and-route times are as fast as two minutes for our 200,000-gate XC2S200 Spartan -II device, and 30 minutes for our one-million-gate,


    Original     		PDF 000-gate XC2S200 XCV1000E XC2V80 XCV50E XCV50 XC9500 XC4000E/L XC4000XL/XLA XC4020 XCV300E

    XC2S200

    Abstract: XCV1000E
    Text: Reference QPRO QPRO QML-Certified FPGAs and PROMs The Xilinx QPRO family of Radiation Hardened FPGAs and PROMs are finding homes in many new satellite and space applications. Both the XQR4000XL and XQVR Virtex products are being designed into space systems that will utilize reconfigurable technology. Numerous communications and GPS satellites, space probe, and


    Original     		PDF XQR4000XL XCV1000E XCV3200E XCV405EM XCV812EM XC2S200) XC9500 XC4000E/L/EX XC4000XL/XLA XC4020) XC2S200

    xilinx vhdl code for floating point square root

    Abstract: multiplier accumulator MAC code verilog multi channel UART controller using VHDL 80C31 instruction set vhdl code of 32bit floating point adder verilog code for floating point adder xilinx logicore fifo generator 6.2 xilinx vhdl code for floating point square root o vhdl code for 3-8 decoder using multiplexer vhdl code 32bit LFSR
    Text: R Using the CORE Generator System Introduction This section on the Xilinx CORE Generator System and the Xilinx Intellectual Property IP Core offerings is provided as an overview of products that facilitate the Virtex-II design process. For more detailed and complete information, consult the CORE Generator


    Original     		PDF XC2V1000-4 UG002 xilinx vhdl code for floating point square root multiplier accumulator MAC code verilog multi channel UART controller using VHDL 80C31 instruction set vhdl code of 32bit floating point adder verilog code for floating point adder xilinx logicore fifo generator 6.2 xilinx vhdl code for floating point square root o vhdl code for 3-8 decoder using multiplexer vhdl code 32bit LFSR

    PC44

    Abstract: SO20 VQ44 XC17V00 XC18V00 XC2VP20 XC2VP30 XC2VP40
    Text: XC18V00 Series In-System Programmable Configuration PROMs R DS026 v5.0 April 5, 2004 Features • Product Specification • Dual configuration modes - Serial Slow/Fast configuration (up to 33 MHz) - Parallel (up to 264 Mb/s at 33 MHz) In-system programmable 3.3V PROMs for


    Original     		PDF XC18V00 DS026 XC18V04 XC18V02, XC18V01 XC18V512, PC44 SO20 VQ44 XC17V00 XC2VP20 XC2VP30 XC2VP40

    XAPP158

    Abstract: XCV2000E XCV2600E XCV3200E XCV405E XCV50E XCV600E XCV812E
    Text: Virtex -E 1.8 V Extended Memory Field Programmable Gate Arrays R DS025-3 v2.3.2 March 14, 2003 Production Product Specification Virtex-E Extended Memory Electrical Characteristics Definition of Terms Electrical and switching characteristics are specified on a


    Original     		PDF DS025-3 DS025-1, DS025-2, DS025-3, DS025-4, XAPP158 XCV2000E XCV2600E XCV3200E XCV405E XCV50E XCV600E XCV812E

    SO-G8

    Abstract: 17128E xc1736e xilinx 8 pin dip HW-130 SO20 XC1700 XC1700E XC1701 Xilinx 17128
    Text: Product Obsolete or Under Obsolescence < B L R DS027 v3.5 June 25, 2008 XC1700E, XC1700EL, and XC1700L Series Configuration PROMs Product Specification 8 Features • One-time programmable (OTP) read-only memory designed to store configuration bitstreams of Xilinx


    Original     		PDF DS027 XC1700E, XC1700EL, XC1700L XC1700E XC1700L 20-pin 44pin 44-pin SO-G8 17128E xc1736e xilinx 8 pin dip HW-130 SO20 XC1700 XC1701 Xilinx 17128

    GSR 10,8

    Abstract: DLL5 BG432 ic 404 BB112 equivalent
    Text: Virtex -E 1.8 V Field Programmable Gate Arrays R DS022-1 v2.0 April 2, 2001 Preliminary Product Specification Features • • • • • Fast, High-Density 1.8 V FPGA Family - Densities from 58 Kb to 4 Mb system gates - 130 MHz internal performance (four LUT levels)


    Original     		PDF DS022-1 32/64-bit, 66-MHz DS022-1, DS022-3, DS022-2, DS022-4, DS022-4 GSR 10,8 DLL5 BG432 ic 404 BB112 equivalent

    XCF04S

    Abstract: xcf16pfs XCF32P-VOG48 XCF02S RELIABILITY REPORT 48-pin TSOP Package VO48 Xilinx Spartan-II 2.5V FPGA Family FSG48 XCF02S pcb
    Text: 47 Platform Flash In-System Programmable Configuration PROMs R DS123 v2.13.1 April 3, 2008 Product Specification Features • In-System Programmable PROMs for Configuration of Xilinx FPGAs • ♦ 3.3V Supply Voltage Low-Power Advanced CMOS NOR Flash Process


    Original     		PDF DS123 XCF04S xcf16pfs XCF32P-VOG48 XCF02S RELIABILITY REPORT 48-pin TSOP Package VO48 Xilinx Spartan-II 2.5V FPGA Family FSG48 XCF02S pcb

    xcf16pfs

    Abstract: Xilinx XCF04S XCF01S XC2V80 DS026
    Text: Platform Flash In-System Programmable Configuration PROMs R DS123 v2.3 May 7, 2004 Preliminary Product Specification Features • In-System Programmable PROMs for Configuration of Xilinx FPGAs • Low-Power Advanced CMOS FLASH Process • Endurance of 20,000 Program/Erase Cycles


    Original     		PDF DS123 xcf16pfs Xilinx XCF04S XCF01S XC2V80 DS026