Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    XC95108F Search Results

    XC95108F Datasheets (1)

    Part ECAD Model Manufacturer Description Curated Type PDF
    XC95108 Family Xilinx XC95108: 5V ISP CPLD Family Original PDF

    XC95108F Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    XC9500

    Abstract: XC95108
    Text:  XC95108 In-System Programmable CPLD March, 1997 Version 1.1 Product Specification Features Power Management • 7.5 ns pin-to-pin logic delays on all pins • fCNT to 125 MHz • 108 macrocells with 2400 usable gates • Up to 108 user I/O pins • 5 V in-system programmable (ISP)


    Original     		PDF XC95108 36V18 84-Pin 100-Pin 160-Pin XC95108 XC95108F PQ100 TQ100 XC9500

    X5880

    Abstract: XC9500 XC95108 XC95144 XC95180 XC95216 XC95288 XC9536 XC9572 xc9536 44 pin vqfp
    Text:  XC9500 In-System Programmable CPLD Family January, 1997 Version 1.1 Preliminary Product Information Features instruction set allows version control of programming patterns and in-system debugging. In-system programming throughout the full device operating range and a minimum


    Original     		PDF XC9500 X5880 XC95108 XC95144 XC95180 XC95216 XC95288 XC9536 XC9572 xc9536 44 pin vqfp

    xc95108f

    Abstract: XC9500 XC95108
    Text:  XC95108 In-System Programmable CPLD April, 1997 Version 1.0 Product Specification Features Power Management • 7.5 ns pin-to-pin logic delays on all pins • fCNT to 125 MHz • 108 macrocells with 2400 usable gates • Up to 108 user I/O pins • 5 V in-system programmable (ISP)


    Original     		PDF XC95108 36V18 84-Pin 100-Pin 160-Pin XC95108 XC95108F PQ100 TQ100 xc95108f XC9500

    Untitled

    Abstract: No abstract text available
    Text: f i XILINX XC95108 In-System Programmable CPLD J a n u a ry , 1 9 9 7 V e rs io n 1.0 Prelim inary Product Specification Features Power Management • 7.5 ns pin-to-pin logic delays on all pins • fcNT to 125 MHz • • • 108 m acrocells with 2400 usable gates


    OCR Scan     		PDF XC95108 36V18 100-Pin 160-Pin PQ100 TQ100 PQ160 XC95108 XC95108F

    XC9572X

    Abstract: xc9536 44 pin vqfp XC9572F 33vy XC9500F
    Text: KXILINX XC9500 In-System Programmable CPLD Family Jan ua ry, 1997 V ersion 1.1 Preliminary Product Information Features instruction set allows version control of programming pat­ terns and in-system debugging. In-system programming throughout the full device operating range and a minimum


    OCR Scan     		PDF XC9500 XC9572X xc9536 44 pin vqfp XC9572F 33vy XC9500F