Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    VLIW Search Results

    VLIW Datasheets Context Search

    Catalog Datasheet MFG & Type Document Tags PDF

    EMIFA OMAP

    Abstract: GP011 EMIFA L138-FX-236-RC GP010 L138-DX-225-RI 512MB omapl138 Using the TMS320C674x BootLoader DDR2 ram model
    Text: Critical Link, LLC www.CriticalLink.com www.MityDSP.com MityDSP MityDSP-L138 Processor Card 12-JUL-2011 FEATURES • TI OMAP-L138 Dual Core Application Processor • • • • • - 456 MHz Max C674x VLIW DSP Floating Point DSP 32 KB L1 Program Cache 32 KB L1 Data Cache


    Original     		MityDSP-L138 12-JUL-2011 OMAP-L138 C674x ARM926EJ-S 31-DEC-2010 EMIFA OMAP GP011 EMIFA L138-FX-236-RC GP010 L138-DX-225-RI 512MB omapl138 Using the TMS320C674x BootLoader DDR2 ram model PDF

    Using the TMS320C674x BootLoader

    Abstract: No abstract text available
    Text: TMS320C6743 SPRS565B – APRIL 2009 – REVISED JUNE 2011 www.ti.com TMS320C6743 Fixed/Floating-Point Digital Signal Processor Check for Samples: TMS320C6743 1 TMS320C6743 Fixed/Floating-Point Digital Signal Processor 1.1 Features 12 • Highlights – Up to 375-MHz FIxed/Floating-Point VLIW


    Original     		TMS320C6743 SPRS565B TMS320C6743 32-Bit 16-Bit Using the TMS320C674x BootLoader PDF

    verilog code for matrix multiplication

    Abstract: NM6405 verilog code for vector verilog code for 32 bit risc processor
    Text: NeuroMatrix NMC3 DSP Core JSC RC “Module” December 2009 NeuroMatrix® NMC3 DSP Core NeuroMatrix® Core 3 NMC3 is а high performance DSP core with VLIW/SIMD/decoupled architectures. The core includes a 32-bit RISC processor and a 64-bit VECTOR co-processor to support vector operations with


    Original     		32-bit 64-bit NM6405 verilog code for matrix multiplication verilog code for vector verilog code for 32 bit risc processor PDF

    NM6404

    Abstract: 9698
    Text: RESEARCH CENTER NeuroMatrix NM6404 DSP NeuroMatrix ® NM6404 is a high performance DSP oriented RISC processor designed for real time data flow processing. The architecture is based on advanced VLIW/SIMD NMC2 core and includes two main units: 32/64-bit RISC and patented


    Original     		NM6404 32/64-bit 64-bit NM6404 28Gbyte/sec 60Mbyte/sec 32-bit 576-pin 9698 PDF

    VLIW architecture

    Abstract: address generation unit vliw vector register file VLIW ieee 32 bit floating point multiplier
    Text: S YSTEM MAGIC L EVEL I NTEGRATION MODULAR VLIW COMPUTATION CORE VLIW Program Memory Data Flow The mAgic VLIW architecture is ideal for a wide range of compute-intensive applications, supporting native vector computation and shared memory architectures. These


    Original     		PDF

    TMS320C6748

    Abstract: SPRS590D B 1011 817c
    Text: TMS320C6748 SPRS590D – JUNE 2009 – REVISED OCTOBER 2011 www.ti.com TMS320C6748 Fixed/Floating-Point DSP Check for Samples: TMS320C6748 1 TMS320C6748 Fixed/Floating-Point DSP 1.1 Features 12 • Highlights – 375/456-MHz C674x Fixed/Floating-Point VLIW DSP


    Original     		TMS320C6748 SPRS590D TMS320C6748 TMS320C674x 32-/40-Bit) 32-Bit Precision/32-Bit) Precision/64-Bit) SPRS590D B 1011 817c PDF

    Untitled

    Abstract: No abstract text available
    Text: TMS320C6748 SPRS590D – JUNE 2009 – REVISED OCTOBER 2011 www.ti.com TMS320C6748 Fixed/Floating-Point DSP Check for Samples: TMS320C6748 1 TMS320C6748 Fixed/Floating-Point DSP 1.1 Features 12 • Highlights – 375/456-MHz C674x Fixed/Floating-Point VLIW DSP


    Original     		TMS320C6748 SPRS590D TMS320C6748 375/456-MHz C674x PDF

    Untitled

    Abstract: No abstract text available
    Text: TMS320C6743 SPRS565B – APRIL 2009 – REVISED JUNE 2011 www.ti.com TMS320C6743 Fixed/Floating-Point Digital Signal Processor Check for Samples: TMS320C6743 1 TMS320C6743 Fixed/Floating-Point Digital Signal Processor 1.1 Features 12 • Highlights – Up to 375-MHz FIxed/Floating-Point VLIW


    Original     		TMS320C6743 SPRS565B TMS320C6743 375-MHz PDF

    LD E 5027

    Abstract: OMAP-L138 setup USB uart 8250
    Text: OMAP-L138 Low-Power Applications Processor www.ti.com SPRS586A – JUNE 2009 – REVISED AUGUST 2009 1 OMAP-L138 Low-Power Applications Processor • • • • • • • Dual Core SoC – 300-MHz ARM926EJ-S RISC MPU – 300-MHz C674x VLIW DSP ARM926EJ-S Core


    Original     		OMAP-L138 SPRS586A 300-MHz ARM926EJ-STM C674x ARM926EJ-S 32-Bit 16-Bit LD E 5027 OMAP-L138 setup USB uart 8250 PDF

    DP 704c

    Abstract: SPRS590 equivalent transistor TT 3034 TMS320C674X dsp schematic SPCE ECCTL2 C6748 pdf datasheet of ic 8038 3014 LED sd 6109
    Text: TMS320C6748 Fixed/Floating-Point DSP www.ti.com SPRS590 – JUNE 2009 1 TMS320C6748 Fixed/Floating-Point DSP 1.1 Features • • • 300-MHz C674x VLIW DSP C674x Instruction Set Features – Superset of the C67x+ and C64x+™ ISAs – 2400/1800 C674x MIPS/MFLOPS


    Original     		TMS320C6748 SPRS590 300-MHz C674x 8-/16-/32-/64-Bit 16-Bit DP 704c SPRS590 equivalent transistor TT 3034 TMS320C674X dsp schematic SPCE ECCTL2 C6748 pdf datasheet of ic 8038 3014 LED sd 6109 PDF

    smr 40000c circuit

    Abstract: SMR 40000c VID 200-12 S4 STRD 1806 AT572D940 CHANNEL22 16X64 Dot Matrix LCD 2x16, 16 pin up, 16 pin down Module Date Code AT572D940HF ptz decoder
    Text: Features • DIOPSIS Dual Core System Integrating an ARM926EJ-S ARM® Thumb® Processor • • • • Core and a MagicV of VLIW Magic DSP™ is optimized for Audio, Communication and Beam-forming Applications High Performance MagicV VLIW DSP – 1 GFLOPS - 1.6 Gops at 100 MHz


    Original     		ARM926EJ-STM 40-bit 32-bit smr 40000c circuit SMR 40000c VID 200-12 S4 STRD 1806 AT572D940 CHANNEL22 16X64 Dot Matrix LCD 2x16, 16 pin up, 16 pin down Module Date Code AT572D940HF ptz decoder PDF

    SPRS590C

    Abstract: A26C
    Text: TMS320C6748 SPRS590C – JUNE 2009 – REVISED APRIL 2011 www.ti.com TMS320C6748 Fixed/Floating-Point DSP Check for Samples: TMS320C6748 1 TMS320C6748 Fixed/Floating-Point DSP 1.1 Features 12 • Highlights – 375/456-MHz C674x Fixed/Floating-Point VLIW DSP


    Original     		TMS320C6748 SPRS590C TMS320C6748 32-/40-Bit) 32-Bit Precision/32-Bit) Precision/64-Bit) SPRS590C A26C PDF

    pin diagram of crusoe processor

    Abstract: TM5600 TM5800 TM5400 TM5800-667 TM5800-700 TM5800-733 TM5800-800 TM8PB-01 pin diagram of crusoe processor with
    Text: Crusoe Processor Model TM5800 CrusoeTM Processor Model TM5800 Features • VLIW processor and x86 Code MorphingTM software provide x86-compatible mobile platform solution • Processors fabricated in latest 0.13µ process technology operate up to 800 MHz at very low power levels


    Original     		TM5800 TM5800 x86-compatible 64K-byte 512K-byte pin diagram of crusoe processor TM5600 TM5400 TM5800-667 TM5800-700 TM5800-733 TM5800-800 TM8PB-01 pin diagram of crusoe processor with PDF

    RTC A250

    Abstract: AE80 IC
    Text: TMS320C6742 Fixed/Floating-Point DSP www.ti.com SPRS587A – JUNE 2009 – REVISED SEPTEMBER 2009 1 TMS320C6742 Fixed/Floating-Point DSP 1.1 Features • • • 200-MHz C674x VLIW DSP C674x Instruction Set Features – Superset of the C67x+ and C64x+™ ISAs


    Original     		TMS320C6742 SPRS587A 200-MHz C674x 8-/16-/32-/64-Bit 16-Bit RTC A250 AE80 IC PDF

    TMS320C6748

    Abstract: No abstract text available
    Text: TMS320C6748 SPRS590C – JUNE 2009 – REVISED MAY 2011 www.ti.com TMS320C6748 Fixed/Floating-Point DSP Check for Samples: TMS320C6748 1 TMS320C6748 Fixed/Floating-Point DSP 1.1 Features 12 • Highlights – 375/456-MHz C674x Fixed/Floating-Point VLIW DSP


    Original     		TMS320C6748 SPRS590C TMS320C6748 32-/40-Bit) 32-Bit Precision/32-Bit) Precision/64-Bit) PDF

    omap 3630

    Abstract: E428 EEPROM AC97 ARM926EJ-S CP15 H100 TMS320C6000 tms320c64x teardown aes cp15 564 12p 0.5-4B
    Text: OMAP-L132 SPRS762 – AUGUST 2011 www.ti.com OMAP-L132 C6-Integra DSP+ARM Processor Check for Samples: OMAP-L132 1 OMAP-L132 C6-Integra™ DSP+ARM® Processor 1.1 Features 12 • Highlights – Dual Core SoC • 200-MHz ARM926EJ-S™ RISC MPU • 200-MHz C674x Fixed/Floating-Point VLIW


    Original     		OMAP-L132 SPRS762 OMAP-L132 200-MHz ARM926EJ-STM C674x omap 3630 E428 EEPROM AC97 ARM926EJ-S CP15 H100 TMS320C6000 tms320c64x teardown aes cp15 564 12p 0.5-4B PDF

    Mountain-510

    Abstract: features architecture applications TMS320C6x C6201 TMS320 TMS320C6201 VME64 TMS320C6X FEATURES VLIW architecture PCI6201 features and architecture of tms320c6x
    Text: Key Features: • 1600 MIPS at 200 MHz Product Bulletin • VelociTI advanced VLIW architecture • 50 percent system cost reduction • Industry’s most advanced DSP C compiler TMS320C6201 Digital Signal Processor • Assembly Optimizer efficiently schedules tasks


    Original     		TMS320C6201 32-bit TMS320C6201 4/22-Stockholm 6/24-Milan 5/13-Freising 6/10-Northampton 7/15-Freising SPRT136 Mountain-510 features architecture applications TMS320C6x C6201 TMS320 VME64 TMS320C6X FEATURES VLIW architecture PCI6201 features and architecture of tms320c6x PDF

    TMS320Cx

    Abstract: Architecture of TMS320CX C6201 VME64 XDS510 XDS510WS features architecture applications TMS320C6x
    Text: TXI-1027/VelociTIToolsProdBul.q 1/15/97 10:41 AM A Software Roadmap The ’C6x’s unparalleled design environment reflects the unique nature of the advanced VLIW architecture itself. The combination of the highly advanced C compiler optimization and the industry’s first Assembly


    Original     		TXI-1027/VelociTIToolsProdBul TMS320C6x 4/22-Stockholm 6/24-Milan 5/13-Freising 6/10-Northampton 7/15-Freising TMS320Cx Architecture of TMS320CX C6201 VME64 XDS510 XDS510WS features architecture applications TMS320C6x PDF

    E428 EEPROM

    Abstract: 6818 RTC hall sensor 4-pin sprufe8
    Text: OMAP-L132 SPRS762 – AUGUST 2011 www.ti.com OMAP-L132 C6-Integra DSP+ARM Processor Check for Samples: OMAP-L132 1 OMAP-L132 C6-Integra™ DSP+ARM® Processor 1.1 Features 12 • Highlights – Dual Core SoC • 200-MHz ARM926EJ-S™ RISC MPU • 200-MHz C674x Fixed/Floating-Point VLIW


    Original     		OMAP-L132 SPRS762 OMAP-L132 32K-Byte 256K-Byte TMS320C674x 32-/40-Bit) 32-Bit E428 EEPROM 6818 RTC hall sensor 4-pin sprufe8 PDF

    FFT Application note freescale

    Abstract: AN2562 C64X MSC7116 MSC7118 MSC7119 MSC8101 SC100 SC140 FFT3
    Text: Freescale Semiconductor Application Note Optimizing a Vocoder for Operation on a StarCore -Based DSP By Kim-Chyan Gan Like most high-performance DSPs, the StarCore™ DSP core uses a very-long-instruction-word VLIW 1 architecture running at a high frequency. This architecture fetches very long


    Original     		MSC7116 MSC7118 MSC7119 FFT Application note freescale AN2562 C64X MSC7119 MSC8101 SC100 SC140 FFT3 PDF

    MITYDSP-L138

    Abstract: No abstract text available
    Text: Critical Link, LLC www.CriticalLink.com www.MityDSP.com MityDSP MityDSP-L138 Processor Card 27-MAR-2013 FEATURES • TI OMAP-L138 Dual Core Application Processor - -      456 MHz Max C674x VLIW DSP • Floating Point DSP • 32 KB L1 Program Cache


    Original     		MityDSP-L138 27-MAR-2013 OMAP-L138 C674x 31-DEC-2010 11-FEB-2011 12-JUL-2011 17-FEB-2012 11-DEC-2012 PDF

    VLIW architecture

    Abstract: ST200 T200 4x-12x m-8800
    Text: ST200: A VLIW Architecture for Media-Oriented Applications Paolo Faraboschi Hewlett-Packard Laboratories Cambridge, MA Fred Homewood STMicroelectronics (Cambridge, MA) http://www.hpl.hp.com/cambridge/projects/cfp http://www.st.com Project Overview vS T200: the First implementation of the “Lx” Processor Family


    Original     		ST200: 1011k) T200-S 4x-12x VLIW architecture ST200 T200 m-8800 PDF

    spi bios programmer top 838c

    Abstract: CP/2014
    Text: Product Folder Sample & Buy Technical Documents Tools & Software Support & Community TMS320C6742 SPRS587E – JUNE 2009 – REVISED MARCH 2014 TMS320C6742 Fixed- and Floating-Point DSP 1 TMS320C6742 Fixed- and Floating-Point DSP 1.1 Features 1 • 200-MHz C674x Fixed- and Floating-Point VLIW


    Original     		TMS320C6742 SPRS587E TMS320C6742â TMS320C6742 200-MHz C674x 64-Bit 16-Bit spi bios programmer top 838c CP/2014 PDF

    Untitled

    Abstract: No abstract text available
    Text: TMS320C6711 FLOATING-POINT DIGITAL SIGNAL PROCESSOR S P R S 088A - FEB R U A R Y 1999 - R EVISED MARCH 1999 GFN 256-PIN BALL GRID ARRAY BGA PACKAGE (BOTTOM VIEW) Y W V U T R P N M L K J H G F E D C VelociTI Advanced Very Long Instruction Word (VLIW) ’C6700 CPU Core


    OCR Scan     		TMS320C6711 150-MHz 32-Bit C6211 C6700 PDF