STP1081
Abstract: 75193 Sun UltraSparc T2 40N20
Text: STP1081 July 1997 UltraSPARC -II Data Buffer UDB-II DATA SHEET Companion Device for 250/300 MHz UltraSPARC-II Systems DESCRIPTION The UltraSPARC-II Data Buffer (UDB-II) consists of two identical ASICs connecting the UltraSPARC-II microprocessor and its E-Cache to the system data bus (i.e., UPA bus). These two are designated UDB_H (for the
|
Original
|
STP1081
256-Pin
STP1081ABGA-125
STP1081ABGA-150
STP1081
75193
Sun UltraSparc T2
40N20
|
PDF
|
STP1080ABGA-100
Abstract: No abstract text available
Text: STP1080A July 1997 UltraSPARC -I Data Buffer UDB-I DATA SHEET Companion Device for 167/200 MHz UltraSPARC-I Systems DESCRIPTION The UDB-I is a data buffer device used in UltraSPARC-I systems to connect the CPU and its external SRAM cache bus to the system bus:
|
Original
|
STP1080A
STP1080BGA
STP1080.
STP1080ABGA-83
STP1080ABGA-100
|
PDF
|
STP1080A
Abstract: IEEE1149
Text: STP1080A July 1997 UltraSPARC -I Data Buffer UDB-I DATA SHEET Companion Device for 167/200 MHz UltraSPARC-I Systems DESCRIPTION The UDB-I is a data buffer device used in UltraSPARC-I systems to connect the CPU and its external SRAM cache bus to the system bus:
|
Original
|
STP1080A
STP1080ABGA-83
STP1080ABGA-100
STP1080A
IEEE1149
|
PDF
|
UltraSPARC-IIIi
Abstract: NVRAM for Sun UltraSparc IIi UltraSPARC-III STP2003QFP 4900 H02 gigabyte MOTHERBOARD CIRCUIT diagram A27 639 SME2411 SME1430LGA-360 SME1430LGA-440
Text: SME1430LGA-360 SME1430LGA-440 SME1430LGA-480 May 1999 UltraSPARC -IIi CPU DATA SHEET Highly Integrated 64-Bit RISC; L2-Cache, DRAM, PCI Interfaces DESCRIPTION The SME1430LGA CPU UltraSPARC-IIi microprocessor is a highly-integrated, 64-bit, SPARC V9 superscalar
|
Original
|
SME1430LGA-360
SME1430LGA-440
SME1430LGA-480
64-Bit
SME1430LGA
64-bit,
SME1040
SME2411)
UltraSPARC-IIIi
NVRAM for Sun UltraSparc IIi
UltraSPARC-III
STP2003QFP
4900 H02
gigabyte MOTHERBOARD CIRCUIT diagram
A27 639
SME2411
SME1430LGA-360
SME1430LGA-440
|
PDF
|
PA15
Abstract: PA19 STP2001 STP2200ABGA STP2210QFP STP2220ABGA STP2230SOP
Text: Preliminary STP2220ABGA July 1997 U2S UPA-to-SBus Interface DATA SHEET DESCRIPTION The STP2220ABGA U2S [1] device bridges UPA- UltraSPARC Port Architecture to the SBus. U2S, is the primary connection between the UPA port (including UltraSPARC-I processors and memory) and the SBus
|
Original
|
STP2220ABGA
STP2220ABGA
16-entry
STP2220ABGA-83
STP2220ABGA-100
PA15
PA19
STP2001
STP2200ABGA
STP2210QFP
STP2230SOP
|
PDF
|
AE21 ARRAY DIODE
Abstract: Sun UltraSparc T1 STP2223BGA ac10 stc AAD20
Text: STP2223BGA July 1997 U2P DATA SHEET UPA to PCI Interface DESCRIPTION The U2P * chip is the primary connection on an UltraSPARC CPU board between the UPA System Bus including UltraSPARC Processors and Memory and a PCI based I/O Subsystem. Its major functions are
|
Original
|
STP2223BGA
AE21 ARRAY DIODE
Sun UltraSparc T1
STP2223BGA
ac10 stc
AAD20
|
PDF
|
SPARC v9 architecture BLOCK DIAGRAM
Abstract: UltraSPARC ii
Text: STP1031 July 1997 UltraSPARC -II DATA SHEET Second Generation SPARC v9 64-Bit Microprocessor With VIS DESCRIPTION The STP1031, UltraSPARC–II, is a high-performance, highly-integrated superscalar processor implementing the SPARC-V9 64-bit RISC architecture. The STP1031 is capable of sustaining the execution of up to four
|
Original
|
STP1031
STP1031,
64-bit
STP1031
STP1031LGA
SPARC v9 architecture BLOCK DIAGRAM
UltraSPARC ii
|
PDF
|
NVRAM for Sun UltraSparc IIi
Abstract: 805-0086-02 gigabyte MOTHERBOARD CIRCUIT diagram CI 4066 vol Sun SME1040 UltraSPARC ii 128 bit processor schematic sme2411 Sun UltraSparc T1 Functional details of ic 4066
Text: Preliminary SME1040 July 1997 UltraSPARC -IIi DATA SHEET Highly Integrated 64-Bit RISC Processor, PCI Interface FUNCTIONAL DESCRIPTION UltraSPARC-IIi SME1040 is a highly-integrated 64-bit SPARC V9 superscalar processor. An optional APBTM (Advanced PCI Bridge - SME2411) is available to increase connectivity and support demand for PCI I/O
|
Original
|
SME1040
64-Bit
SME1040)
SME2411)
EDATA-51
EDATA-54
SME1040BGA-266
NVRAM for Sun UltraSparc IIi
805-0086-02
gigabyte MOTHERBOARD CIRCUIT diagram
CI 4066 vol
Sun SME1040
UltraSPARC ii
128 bit processor schematic
sme2411
Sun UltraSparc T1
Functional details of ic 4066
|
PDF
|
SPARC v9 architecture BLOCK DIAGRAM
Abstract: UltraSPARC ii sparc sparc v7 STP1031LGA Sinak h30
Text: STP1031 July 1997 UltraSPARC -II DATA SHEET Second Generation SPARC v9 64-Bit Microprocessor With VIS DESCRIPTION The STP1031, UltraSPARC–II, is a high-performance, highly-integrated superscalar processor implementing the SPARC-V9 64-bit RISC architecture. The STP1031 is capable of sustaining the execution of up to four
|
Original
|
STP1031
64-Bit
STP1031,
STP1031
STP1031LGA
SPARC v9 architecture BLOCK DIAGRAM
UltraSPARC ii
sparc
sparc v7
STP1031LGA
Sinak h30
|
PDF
|
GIGABYTE G31
Abstract: SPARC v9 architecture BLOCK DIAGRAM stream register cache coherency snoop filter AF10 AH22 "64-Bit Microprocessor" STP1030 d4ta
Text: STP1030A July 1997 UltraSPARC -I DATA SHEET First Generation SPARC v9 64-Bit Microprocessor With VIS DESCRIPTION The STP1030A, UltraSPARC–I, is a high-performance, highly-integrated superscalar processor implementing the SPARC V9 64-bit RISC architecture. The STP1030A is capable of sustaining the execution of up to four instructions per
|
Original
|
STP1030A
64-Bit
STP1030A,
STP1030A
256-Pin
GIGABYTE G31
SPARC v9 architecture BLOCK DIAGRAM
stream register cache coherency snoop filter
AF10
AH22
"64-Bit Microprocessor"
STP1030
d4ta
|
PDF
|
Untitled
Abstract: No abstract text available
Text: S un M icroelectronics O c to b e r 1996 UltraSPARC -!! Data Buffer UDB-II DATA SHEET High-Capacity, Two-Speed Data Transfer D e s c r ip t io n The UltraSPARC-II Data Buffer (UDB-II) consists of two identical integrated circuit microchips connecting the UltraSPARC-II microprocessor and its E-Cache to the slower system data bus. These
|
OCR Scan
|
127rrm
ASAWCCR-232
1081ABG
|
PDF
|
ultrasparc
Abstract: No abstract text available
Text: UltraSPARC “-!! Data Buffer UDB-II DATA SHEET Companion Device for 250/300 MHz UltraSPARC-II Systems D e s c r ip t io n The UltraSPARC-II Data Buffer (UDB-II) consists of two identical ASICs connecting the UltraSPARC-II micro processor and its E-Cache to the system data bus (i.e., UPA bus). These two are designated UDB_H (for the
|
OCR Scan
|
1V11V
UltraSPARC-11
STP1081ABGA-125
STP1081ABGA-150
ultrasparc
|
PDF
|
in138
Abstract: SPARC v9 architecture BLOCK DIAGRAM cpu lga UltraSPARC ii
Text: S un M icro electro nics July 1997 UltraSPARC -!! CPU Module DATA SHEET Complete 296 MHz CPU, 2.0 MB E-Cache, UDB-II D e s c r ip t io n The UltraSPARC-II module is a high performance, SPARC V9 compliant, small form factor processor module. It interfaces to the UltraSPARC Port Architecture UPA interconnect bus.
|
OCR Scan
|
MC100LVE210
STP5212UPA-300
296MHz
100MHz
STP1031)
STP1081)
in138
SPARC v9 architecture BLOCK DIAGRAM
cpu lga
UltraSPARC ii
|
PDF
|
Untitled
Abstract: No abstract text available
Text: S un M icroelectronics O c to b e r 1996 UltraSPARC -!! Data Buffer UDB-II DATA SHEET High-Capacity, Two-Speed Data Transfer D e s c r ip t io n The UltraSPARC-II Data Buffer (UDB-II) consists of two identical integrated circuit microchips connecting the UltraSPARC-II microprocessor and its E-Cache to the slower system data bus. These
|
OCR Scan
|
ASAM/CCR-232
1081ABG
|
PDF
|
|
|
Sun UltraSparc T2
Abstract: Sun UltraSparc T1 STP1080 sparc v8 spitfire Sun UltraSparc II
Text: Prel i m i na r y SPA RC T echrdogy STP1080 Business May 1995 UltraSPARC-1 Data Buffer U DB DATA SHEET Revision 0.3 Introduction The UltraSPARC^ Data Buffer(UDB) consists of two chips that connect UltraSPARC-! and its E-eache to a 144bit data bus. Data Buffer chips move data between the E-eache and DataBus. The E-eache data bus, EcacheBus,
|
OCR Scan
|
STP1080
144bit
16paritybils.
STP1080
44ayer
Sun UltraSparc T2
Sun UltraSparc T1
sparc v8
spitfire
Sun UltraSparc II
|
PDF
|
STP1030
Abstract: UltraSPARC ii AF5A Sun UltraSparc T1 Sun UltraSparc T2
Text: ^ SPA R C Technology Business M ay 1995 UltraSPARC-1 DATA SHEET High-Performance 64-Bit RISC Processor In t r o d u c t io n The STP1030, UltraSPARC-I, is a high-performance, highly-integrated superscalar processor imple menting the SPARC V9 64-bit RISC architecture. The STP1030 is capable of sustaining the execution
|
OCR Scan
|
STP1030,
64-bit
STP1030
UltraSPARC ii
AF5A
Sun UltraSparc T1
Sun UltraSparc T2
|
PDF
|
STP1080
Abstract: ultrasparc 3
Text: UltraSPARC -! Data Buffer UDB-I DATA SHEET Companion Device for 167/200 MHz UltraSPARC-1 Systems D e s c r ip t io n The UDB-I is a data buffer device used in UltraSPARC-1 system s to connect the CPU and its external SRAM cache bus to the system bus: • On the C P U /SR A M side, the E-Cache Bus consists of 128 data bits and 16 parity bits
|
OCR Scan
|
STP1080BGA
STP1080.
STP1080ABGA-83
STP1080ABGA-100
STP1080
ultrasparc 3
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SME1430LGA-360 SME1430LGA-440 SME1430LGA-480 microsystems May 1999 UltraSPARC -»/CPU DATA SHEET H ighly Integrated 64-Bit RISC; L2-Cache, DRAM, PCI Interfaces D e s c r ip t io n The SME1430LGA CPU UltraSPARC-Ill microprocessor is a highly-integrated, 64-bit, SPARC V9 superscalar
|
OCR Scan
|
SME1430LGA-360
SME1430LGA-440
SME1430LGA-480
64-Bit
SME1430LGA
64-bit,
SME1040
SME2411)
E1430
|
PDF
|
UltraSparc T1
Abstract: No abstract text available
Text: STP1030A S un M ic r o e l e c t r o n ic s July 1997 UltraSPARC"-! DATA SHEET First Generation SPARC v9 64-Bit M icroprocessor With VIS D e s c r ip t io n The STP1030A, UltraSPARC-1, is a high-perform ance, highly-integrated superscalar processor implementing
|
OCR Scan
|
STP1030A
64-Bit
STP1030A,
STP1030A
256-Pin
STP1030ABGA-167
UltraSparc T1
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STP1031 S un M ic r o e l e c t r o n ic s J u ly 1997 UltraSPARC -» DATA SHEET Second Generation SPARC v9 64-Bit Microprocessor With VIS D e s c r ip t io n The STP1031, UltraSPARC-II, is a high-perform ance, highly-integrated superscalar processor implementing
|
OCR Scan
|
STP1031
64-Bit
STP1031,
STP1031
787-Pin
|
PDF
|
e2411
Abstract: sme2411
Text: • ooool >000 o > o ° ° o >0000 >0000 TM UltraSPARC-IIi Advanced PCI Bridge 66-MHz-Primary-to-33-MHz-Secondary Interfaces Data S heet February, 1997 SME2411 Sun microsystems S un M ic r o e le c t r o n ic s February, 1 997 UltraSPARC -!!i APB™ DATA SHEET
|
OCR Scan
|
66-MHz-Primary-to-33-MHz-Secondary
SME2411
SME2411,
32-bit
32-bit,
S05-00SS-01
e2411
sme2411
|
PDF
|
YV20
Abstract: No abstract text available
Text: S un M icroelectronics July 1997 _ U2S DATA SHEET UPA-to-SBus Interface D e s c r ip t io n The STP2220ABGA U 2 S d e v i c e bridges UPA- UltraSPARC Port Architecture to the SBus. U2S, is the primary connection between the UPA port (including UltraSPARC-1 processors and memory) and the SBus
|
OCR Scan
|
STP2220ABGA
16-entry
327-Pin
STP2220ABGA-83
STP2220ABGA-100
YV20
|
PDF
|
diode marking code e26
Abstract: PIN DIAGRAM of IC AD 524 ultrasparc
Text: S un M ic r o e l e c t r o n ic s July 1997 U2P DATA SHEET UPA to PCI Interface D e s c r ip t io n The U2P * chip is the primary connection on an UltraSPARC CPU board between the UPA System Bus including UltraSPARC Processors and Memory and a PCI based I/O Subsystem. Its major functions are
|
OCR Scan
|
|
PDF
|
Untitled
Abstract: No abstract text available
Text: STP2223BGA S un M ic r o e l e c t r o n ic s July 1997 U2P DATA SHEET UPA to PCI Interface D e s c r ip t io n The U2P * chip is the prim ary connection on an UltraSPARC CPU board betw een the UPA System Bus including UltraSPARC Processors and Memory and a PCI based 1 /O Subsystem. Its m ajor functions are
|
OCR Scan
|
STP2223BGA
2223B
|
PDF
|
