FLASH370I
Abstract: Ultra37032 FLASH370 UltraISRPCCABLE
Text: fax id: 6451 An Introduction to In-System Reprogramming ISR with the Ultra37000™ Introduction This application note provides an introduction to the Ultra37000™ family of In-System Reprogrammable (ISR™) CPLDs. The Ultra37000 ISR CPLD family upgrades the
|
Original
|
PDF
|
Ultra37000TM
Ultra37000TM
Ultra37000
FLASH370iTM
FLASH370i,
FLASH370I
Ultra37032
FLASH370
UltraISRPCCABLE
|
Untitled
Abstract: No abstract text available
Text: fax id: 6141 1CP LD Fa mily Ultra37000 ISR™ CPLD Family PRELIMINARY UltraLogic™ High-Performance CPLDs • Warp2 —Low-cost IEEE 1076/1164-compliant VHDL system —Available on PC, Sun, and HP platforms for $99 —Supports all Cypress Programmable Products
|
Original
|
PDF
|
Ultra37000TM
1076/1164-compliant
|
FLASH370
Abstract: UltraISRPCCABLE cypress ultra37000 jtag bga 84
Text: An Introduction to In-System Reprogramming ISR with the Ultra37000™ Introduction This application note provides an introduction to the Ultra37000™ family of In-System Reprogrammable™ (ISR™) CPLDs. The Ultra37000 ISR CPLD family upgrades the FLASH370i™ CPLD family of devices and provides higher
|
Original
|
PDF
|
Ultra37000TM
Ultra37000TM
Ultra37000
FLASH370iTM
FLASH370i,
FLASH370
UltraISRPCCABLE
cypress ultra37000 jtag
bga 84
|
ULTRA37000
Abstract: No abstract text available
Text: fax id: 6141 y Ultra37000 ISR™ CPLD Family PRELIMINARY UltraLogic™ High-Performance CPLDs • Warp2 —Low-cost IEEE 1076/1164-compliant VHDL system —Available on PC, Sun, and HP platforms for $99 —Supports all Cypress Programmable Products • Warp2Sim™ adds:
|
Original
|
PDF
|
Ultra37000TM
1076/1164-compliant
ULTRA37000
|
FLASH370
Abstract: No abstract text available
Text: fax id: 6451 Back An Introduction to In-System Reprogramming ISR with the Ultra37000™ Introduction This application note provides an introduction to the Ultra37000™ family of In-System Reprogrammable (ISR™) CPLDs. The Ultra37000 ISR CPLD family upgrades the
|
Original
|
PDF
|
Ultra37000TM
Ultra37000TM
Ultra37000
FLASH370iTM
FLASH370i,
Ultra37000or
FLASH370
|
Untitled
Abstract: No abstract text available
Text: y Ultra37000 ISR™ CPLD Family PRELIMINARY UltraLogic™ High-Performance CPLDs • Warp2 —Low-cost IEEE 1076/1164-compliant VHDL system —Available on PC, Sun, and HP platforms for $99 —Supports all Cypress Programmable Products • Warp2Sim™ adds:
|
Original
|
PDF
|
Ultra37000TM
1076/1164-compliant
|
Untitled
Abstract: No abstract text available
Text: PRESS RELEASE CYPRESS'S NEW CPLD FAMILY IS SIMPLY THE WORLD'S FASTEST Devices from 32 to 512 Macrocells Offer Worst-Case Delays as Low as 5 ns, Cypress ISR SAN JOSE, Calif., May 11, 1998 - Cypress Semiconductor NYSE:CY today unveiled a new family of Complex Programmable Logic Devices (CPLDs) that offers unparalleled speed,
|
Original
|
PDF
|
Ultra37000TM
32-macrocell
256-macrocell
Ultra37000
|
NCL025
Abstract: tms 0119 Ol73 CY37384P208-66NC 256-pin Plastic BGA 17 x 17 T-33-I u175
Text: J ^ m n rn n : if : Y PRELIMINARY H Ultra37384 - UltraLogic 384-Macrocell ISR™ CPLD Features — ts = 5.5 ns — tc o = 6 ns • 384 m a cro c ells in 24 logic blocks • P ro d uct-term clocking • In-S ystem R ep ro g ra m m ab le ™ IS R ™
|
OCR Scan
|
PDF
|
Ultra37384
384-Macrocell
IEEE1149
208-pin
256-lead
NCL025
tms 0119
Ol73
CY37384P208-66NC
256-pin Plastic BGA 17 x 17
T-33-I
u175
|
Untitled
Abstract: No abstract text available
Text: ,!!!!!!ifSmfím ^ . „ n « Ultra37384V PRELIMINARY UltraLogic 3.3V 384-Macrocell ISR™ CPLD Features — tPD = 15 ns — ts = 8 ns • 384 macrocells in 24 logic blocks • 3.3V In-System Reprogrammable™ ISR™ — tco = 8 ns • • • • •
|
OCR Scan
|
PDF
|
Ultra37384V
384-Macrocell
IEEE1149
|
bj 94 131- 6
Abstract: DO96
Text: . „ n « PRELIMINARY Ultra37384 UltraLogic 384-Macrocell ISR™ CPLD — ts = 5.5 ns Features — tco = 6 ns • 384 macrocells in 24 logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming — Design changes don’t cause pinout changes
|
OCR Scan
|
PDF
|
Ultra37384
384-Macrocell
IEEE1149
208-pin
256-lead
bj 94 131- 6
DO96
|
Untitled
Abstract: No abstract text available
Text: • ■ J ^ m n r n n PRELIMINARY Ultra37256 UltraLogic 256-Macrocell ISR™ CPLD — tco = 4.5 ns Features • 256 macrocells in sixteen logic blocks • In-System Reprogram mable ISR™ — JTAG-compliant on-board programming — Design changes don’t cause pinout changes
|
OCR Scan
|
PDF
|
Ultra37256
256-Macrocell
IEEE1149
|
O16I
Abstract: 7256P 99L0
Text: PREUM INAm Ultra37256 UltraLogic 256-Macrocell ISR™ CPLD — tco = 4.5 ns Features Product-term clocking IEEE1149.1 JTAG boundary scan Programmable slew rate control on individual l/Os Low power option on individual logic block basis 5V and 3.3V I/O capability
|
OCR Scan
|
PDF
|
Ultra37256
256-Macrocell
IEEE1149
160-pin
208-pin
256-lead
O16I
7256P
99L0
|
NCL025
Abstract: No abstract text available
Text: •■■■■■■\fct>cw.-. s a s iâ s ^ 5^” .w s & v PRELIMINARY _ . "T U ltra 3 7 5 1 2 UltraLogic 512-Macrocell ISR™ CPLD Features • • • • • 512 macrocells in 32 logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming
|
OCR Scan
|
PDF
|
512-Macrocell
IEEE1149
NCL025
|
Untitled
Abstract: No abstract text available
Text: Si CYPRESS PRELIMINARY Ultra37512 UltraLogic 512-Macrocell ISR™ CPLD Features — tco = 6 ns • 512 macrocells in 32 logic blocks • In-System Reprogram mable™ ISR™ — JTAG-compliant on-board programming — Design changes don’t cause pinout changes
|
OCR Scan
|
PDF
|
Ultra37512
512-Macrocell
2641/Os
IEEE1149
208-pinsp
|
|
|
U208
Abstract: O15Z ol87 o1m 147 Y37512P208
Text: 3 r CYPRESS PRELIMINARY Ultra37512 UltraLogic 512-Macrocell ISR™ CPLD Features • 512 macrocells in 32 logic blocks • In-System Reprogrammable™ ISR™ — JTAG-compliant on-board programming — Design changes don’t cause pinout changes — Design changes don’t cause timing changes
|
OCR Scan
|
PDF
|
Ultra37512
512-Macrocell
IEEE1149
208-pin
256/352-lead
U208
O15Z
ol87
o1m 147
Y37512P208
|
