Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TXC 6M Search Results

    SF Impression Pixel

    TXC 6M Price and Stock

    Abracon Corporation ASGTX-C-24.576MHZ-1

    TCXO Oscillators 24.576MHz LVCMOS+/- 2 ppm
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Mouser Electronics ASGTX-C-24.576MHZ-1
    • 1 $72.45
    • 10 $68.7
    • 100 $68.66
    • 1000 $68.66
    • 10000 $68.66
    Get Quote

    TXC 6M Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    cbda c28

    Abstract: No abstract text available
    Text: ASPEN Device CellBus Access Processor TXC-05810 DATA SHEET DESCRIPTION FEATURES • TranSwitch CellBus switch fabric compliant, interoperable with CUBIT-Pro TXC-05802 and TXC-05802B and CUBIT-3 (TXC-05804) • RISC-based hardware architecture


    Original
    PDF TXC-05810 TXC-05802 TXC-05802B) TXC-05804) 32-/64-bit TXC-05810-MB cbda c28

    IT16B

    Abstract: TXC-05810AIEB lscan1
    Text: CellBus ASPEN Device Access Processor TXC-05810 DATA SHEET DESCRIPTION  • TranSwitch CellBus switch fabric compliant, interoperable with CUBIT-Pro TXC-05802 and TXC-05802B and CUBIT-3 (TXC-05804) • RISC-based hardware architecture •


    Original
    PDF TXC-05810 TXC-05802 TXC-05802B) TXC-05804) 32-/64-bit TXC-05810-MB IT16B TXC-05810AIEB lscan1

    TXC-02050

    Abstract: 21047 circuit diagram for computer
    Text: JT2F-MRT Evaluation Board JT2 Framer and Line Interface TXC-21047 PRODUCT INFORMATION FEATURES DESCRIPTION • Complete single-board test system for evaluating TranSwitch JT2F and MRT VLSI devices operating at 6 Mbit/s: - JT2F: 6 Mbit/s Framer Device TXC-03702


    Original
    PDF TXC-21047 TXC-03702) 34-Mbit/s TXC-02050) TXC-21047-AAAA TXC-21047-MC TXC-02050 21047 circuit diagram for computer

    2RD6

    Abstract: RB35 TDNB0
    Text: BACK HDLC Device HDLC Controller TXC-05101C DATA SHEET Preliminary FEATURES DESCRIPTION • HDLC ISO/OSI level 2 functions, including internal flag, abort, and zero deletion/insertion The TranSwitch TXC-05101C is a high speed, High Level Data Link Controller HDLC designed to send


    Original
    PDF TXC-05101C CRC-16 CRC-32 36-bit TXC-05101C-MB 2RD6 RB35 TDNB0

    RB35

    Abstract: TB28 hdlc CRC16 CRC-16 CRC-32 TB31 TB32 RXB 17-18
    Text: HDLC Device HDLC Controller TXC-05101C DATA SHEET Preliminary FEATURES DESCRIPTION • HDLC ISO/OSI level 2 functions, including internal flag, abort, and zero deletion/insertion The TranSwitch TXC-05101C is a high speed, High Level Data Link Controller HDLC designed to send


    Original
    PDF TXC-05101C TXC-05101C TXC-05101C-MB RB35 TB28 hdlc CRC16 CRC-16 CRC-32 TB31 TB32 RXB 17-18

    TXC-06010-MB

    Abstract: TXC-06010 samsung Capacitance lables transwitch packettrunk fifo synchronus asynchronus PacketTrunk
    Text:  PacketTrunk-4 Plus Device TDMoIP/MPLS Gateway Device TXC-06010 DATA SHEET PRODUCT PREVIEW TXC-06010-MB, Ed. 2 June 2006 FEATURES APPLICATIONS • Four T1/E1/Serial or one T3/E3 TDM interfaces • One 10/100 Ethernet IEEE 802.3 MAC interface via MII/RMII/SMII/SSMII; HDX or


    Original
    PDF TXC-06010 TXC-06010-MB, TXC-06010-MB TXC-06010 samsung Capacitance lables transwitch packettrunk fifo synchronus asynchronus PacketTrunk

    ALI-25

    Abstract: multiplexing demultiplexing e2 e3 multiplexing e2 frame e3 strand demultiplexer standar LTE TS-501
    Text: R TS-501 TECHNOLOGY SEMINAR Technology Seminar • Voice Networks Telephony • Data Networks (Datacom) Copyright c 1996 TranSwitch Corporation ALI-25, COBRA, CUBIT, CellBus and PHAME are trademarks of TranSwitch Corporation TranSwitch, TXC, SONGEN, XBERT, and SARA are registered trademarks of TranSwitch Corporation


    Original
    PDF TS-501 ALI-25, TXC-99101-TS TXC-06125 TXC-06125-MB ALI-25 multiplexing demultiplexing e2 e3 multiplexing e2 frame e3 strand demultiplexer standar LTE TS-501

    IT16B

    Abstract: No abstract text available
    Text: CellBus ASPEN Device Access Processor TXC-05810B DATA SHEET DESCRIPTION • 155 Mbit/s bidirectional throughput • RISC-based hardware architecture • Dual independent CellBus interfaces for increased bandwidth or redundancy • UTOPIA Level 2P interface for cell and


    Original
    PDF TXC-05810B 64-bit TXC-05811) TXC-05810B-MB IT16B

    Untitled

    Abstract: No abstract text available
    Text: RF6559 RF65594.0V to 4.5V, 915MHz ISM BAND TRANSMIT/RECEIVE MODULE 4.0V TO 4.5V, 915MHZ ISM BAND TRANSMIT/RECEIVE MODULE 3 VCCD 4 GND RXC PAVCC2 2 GND TXC NC 1 DAVCC1 GND GND Package: LGA, 28-pin, 6mm x 6mm 28 27 26 25 24 23 22 GND 21 PDET 20 TXEN 19 RXEN


    Original
    PDF RF6559 RF65594 915MHz 28-pin, 28dBm DS120611

    nec 07225

    Abstract: LRA-13
    Text: BACK SALI-25C Device Six ATM Line Interface at 25 Mbit/s TXC-07625 DATA SHEET FEATURES DESCRIPTION • Transmission Convergence - meets ATM Forum specifications - maps ATM cells to six 25.6 Mbit/s payloads - NRZI/NRZ and 5B/4B conversions - scrambling, cell delineation and rate adaptation


    Original
    PDF SALI-25C TXC-07625 100ppm ALI-25T TXC-07625-MB nec 07225 LRA-13

    X32B

    Abstract: 00BF sot 23
    Text: BACK SARA-2 ATM Cell Processing IC Device TXC-05551 DATA SHEET PRODUCT PREVIEW DESCRIPTION • Functionality enabled by application-specific microcode e.g., SARA-Lite Microcode • Full-duplex segmentation and reassembly of multiple VCs up to 155 Mbit/s in each direction


    Original
    PDF TXC-05551 sche6-9453 TXC-05551-MB X32B 00BF sot 23

    ALI-25T

    Abstract: SALI-25C TXC-07225-BCPL 82528 samsung LRA
    Text: SALI-25C Device Six ATM Line Interface at 25 Mbit/s TXC-07625 DATA SHEET FEATURES DESCRIPTION • Transmission Convergence - meets ATM Forum specifications - maps ATM cells to six 25.6 Mbit/s payloads - NRZI/NRZ and 5B/4B conversions - scrambling, cell delineation and rate adaptation


    Original
    PDF SALI-25C TXC-07625 TXC-07625-MB ALI-25T TXC-07225-BCPL 82528 samsung LRA

    AD29

    Abstract: AD30 TXC-05551 RH -005c RELAY
    Text: SARA-2 ATM Cell Processing IC Device TXC-05551 DATA SHEET PRODUCT PREVIEW DESCRIPTION • Functionality enabled by application-specific microcode e.g., SARA-Lite Microcode • Full-duplex segmentation and reassembly of multiple VCs up to 155 Mbit/s in each direction


    Original
    PDF TXC-05551 AD29 AD30 TXC-05551 RH -005c RELAY

    ALI-25T

    Abstract: SALI-25C TXC-07225-BCPL nec 07225
    Text: SALI-25C Device Six ATM Line Interface at 25 Mbit/s TXC-07625 DATA SHEET DESCRIPTION FEATURES • Transmission Convergence - meets ATM Forum specifications - maps ATM cells to six 25.6 Mbit/s payloads - NRZI/NRZ and 5B/4B conversions - scrambling, cell delineation and rate adaptation


    Original
    PDF SALI-25C TXC-07625 TXC-07625-MB ALI-25T TXC-07225-BCPL nec 07225

    Untitled

    Abstract: No abstract text available
    Text: SARA-S and SARA-R Devices ATM/SMDS Segmentation Controller, TXC-05501 ATM/SMDS Reassembly Controller, TXC-05601 VW PRODUCT INFORMATION FEATURES DESCRIPTION • SARA-S Segmentation Controller TXC-05501 segments packets into ATM/SMDS cells, up to 8000 simultaneously


    OCR Scan
    PDF TXC-05501 TXC-05601 TXC-05501) 34-Mbit/s TXC-99002-MC

    Untitled

    Abstract: No abstract text available
    Text: HDLC Device HDLC Controller TXC-05101C DATA SHEET Preliminary = DESCRIPTION — The TranSwitch TXC-05101C is a high speed, High Level Data Link Controller HDLC designed to send and receive packets at line rates up to 51.84 Mbit/s using either a nibble, byte-parallel, or serial interface.


    OCR Scan
    PDF TXC-05101C TXC-05101C TXC-03001, TXC-03401, TXC-03701, TXC-03702, 34-Mbit/s TXC-21043, RS-232 AN-305:

    Untitled

    Abstract: No abstract text available
    Text: t h a n S w it c h , E 1 M x 1 6 D e v ic e E1 Mapper 16-Channel TXC-04216 X- TECHNICAL OVERVIEW PRODUCT PREVIEW DESCRIPTION The E1Mx16 bus interface is used to connect to other TranSwitch devices such as the STM-1/STS-3/STS-3C Overhead Terminator PHAST-3N , TXC-06103, to form


    OCR Scan
    PDF 16-Channel TXC-04216 E1Mx16 TXC-06103, E1Mx16 TXC-03011, 84-lead TXC-03001

    STM CL-80

    Abstract: acp ca14 AD10 AD14 TXC-05551
    Text: SARA-2 ATM Cell Processing 1C Device TXC-05551 DATA SHEET PRODUCT PREVIEW DESCRIPTION Test Access Port SARA-2 is a single-chip solution using feature/ application-specific microcode that performs complete segmentation and reassembly SAR for implementing


    OCR Scan
    PDF TXC-05551 SALI-25C TXC-05551 STM CL-80 acp ca14 AD10 AD14

    Untitled

    Abstract: No abstract text available
    Text: SARA-2 ATM Cell Processing 1C Device TXC-05551 DATA SHEET PRODUCT PREVIEW DESCRIPTION FEATURES Full-duplex segmentation and reassembly of multiple VCs up to 155 Mbit/s in each direction Integrated SONET/SDH 155 Mbit/s framer Optional 8-bit UTOPIA interface


    OCR Scan
    PDF TXC-05551 SALI-25C TXC-05551-MB

    VIP 22A

    Abstract: BC 4E7 ch341a 2048KHZ SS125 AMI 1108 ch3406
    Text: QE1F Device Quad E1 Framer TXC-03104 DATA SHEET DESCRIPTION = • Offline framer supports Standard and Frame Hold-Off frame alignment with CRC-4 multiframe check and selectable out of frame criteria, and transparent non-framing mode • Frame alignment detection and loss of frame


    OCR Scan
    PDF TXC-03104 TDE15-TDE8, TDE23-TDE16 TDE31-TDE24. TXC-03104-MB VIP 22A BC 4E7 ch341a 2048KHZ SS125 AMI 1108 ch3406

    B15C

    Abstract: d0415 TB-33 RB35
    Text: HDLC Device HDLC Controller, 36-bit Terminal I/O TXC-05101 DATA SHEET Preliminary . FEATURES = = = = = ¿ ^ - 1 - -— DESCRIPTION = • HDLC ISO/OSI level 2 functions, including internal flag, abort, and zero deletion/insertion • Operates up to 51.84 Mbit/s STS-1 data rates


    OCR Scan
    PDF 36-bit TXC-05101 CRC-16 CRC-32 TXC-05101 B15C d0415 TB-33 RB35

    1SA5

    Abstract: byc 22d
    Text: QE1F Device Quad E1 Framer TXC-03104 DATA SHEET FEATURES DESCRIPTION = • Offline framer supports Standard and Frame Hold-Off frame alignment with CRC-4 multiframe check and selectable out of frame criteria, and transparent non-framing mode • Frame alignment detection and loss of frame


    OCR Scan
    PDF TXC-03104 TXC-03104-MB 1SA5 byc 22d

    Untitled

    Abstract: No abstract text available
    Text: tm ä nX-S w it c h „ SALI-25C Device Six ATM Line Interface at 25 Mbit/s TXC-07625 DATA SHEET FEATURES DESCRIPTION • Transmission Convergence - meets ATM Forum specifications - maps ATM cells to six 25.6 Mbit/s payloads - NRZI/NRZ and 5B/4B conversions


    OCR Scan
    PDF SALI-25C TXC-07625 TXC-07625-MB SALI-25C

    Untitled

    Abstract: No abstract text available
    Text: „ tm ä n S w it c h SALI-25C Device Six ATM Line Interface at 25 Mbit/s TXC-07625 X- DATA SHEET DESCRIPTION FEATURES • Transmission Convergence - meets ATM Forum specifications - maps ATM cells to six 25.6 Mbit/s payloads - NRZI/NRZ and 5B/4B conversions


    OCR Scan
    PDF SALI-25C TXC-07625 TB-526, TXC--7625-TB1) TXC-07625-MB