Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TTL XOR2 Search Results

    TTL XOR2 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    SNJ5480J Rochester Electronics LLC Adder/Subtractor, TTL, CDIP14, Visit Rochester Electronics LLC Buy
    5480FM Rochester Electronics LLC 5480 - Multiplier, TTL, CDFP14 Visit Rochester Electronics LLC Buy
    9317CDC Rochester Electronics LLC 9317 - Decoder/Driver, TTL, CDIP16 Visit Rochester Electronics LLC Buy
    54H62FM Rochester Electronics LLC 54H62 - Gate, TTL, CDFP14 Visit Rochester Electronics LLC Buy
    5496J/B Rochester Electronics LLC 5496 - Shift Register, 5-Bit, TTL Visit Rochester Electronics LLC Buy

    TTL XOR2 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    TA688

    Abstract: 7input and gate ao1b AO11 TA164 TA-191 TA153 TA190 DLM8 TA273
    Text: Integrator Series Macro Library – Tables of Hard, Soft, and TTL Macros Hard Macros—Combinatorial Modules Function Macro Description Combinatorial Logic Module CM8 Combinational Module Full 1200XL and 3200DX Logic Module Sequential Logic Module DFM7A


    Original     		PDF 1200XL 3200DX TA269 TA273 TA377 TA688 TA280 TA688 7input and gate ao1b AO11 TA164 TA-191 TA153 TA190 DLM8 TA273

    16R8

    Abstract: GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8
    Text: Specifications GAL16LV8ZD GAL16LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic FUNCTIONAL BLOCK DIAGRAM FEATURES • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices


    Original     		PDF GAL16LV8ZD 16R8 GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8

    16R8

    Abstract: GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8
    Text: Specifications GAL16LV8ZD GAL16LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic FUNCTIONAL BLOCK DIAGRAM FEATURES • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices


    Original     		PDF GAL16LV8ZD 16R8 GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8

    GAL20LV8ZD

    Abstract: GAL20LV8ZD-15QJ GAL20LV8ZD-25QJ GAL20V8
    Text: Specifications GAL20LV8ZD GAL20LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic FUNCTIONAL BLOCK DIAGRAM FEATURES I/CLK • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices


    Original     		PDF GAL20LV8ZD GAL20LV8ZD GAL20LV8ZD-15QJ GAL20LV8ZD-25QJ GAL20V8

    GAL20LV8ZD

    Abstract: GAL20LV8ZD-15QJ GAL20LV8ZD-25QJ GAL20V8
    Text: Specifications GAL20LV8ZD GAL20LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic FUNCTIONAL BLOCK DIAGRAM FEATURES I/CLK • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices


    Original     		PDF GAL20LV8ZD GAL20LV8ZD GAL20LV8ZD-15QJ GAL20LV8ZD-25QJ GAL20V8

    GAL16LV8ZD-15QJ

    Abstract: 16R8 GAL16LV8ZD GAL16LV8ZD-25QJ GAL16V8
    Text: GAL16LV8ZD Features Functional Block Diagram • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices — 50µA Typical Standby Current 100µA Max. — 45mA Typical Active Current (55mA Max.)


    Original     		PDF GAL16LV8ZD GAL16LV8ZD-15QJ 16R8 GAL16LV8ZD GAL16LV8ZD-25QJ GAL16V8

    XC6200

    Abstract: BUF C038 XC6264 xilinx XC6216 PN16 XC6209 XC6216 PW16 XC6000 N16O
    Text: XC6200 FPGA Family  Advanced Product Description Features • Flexible Pin Configuration - All User I/O’s programmable as in, out, bidirect, tristate or open drain. - Configurable pull-up/down resistors - CMOS or TTL logic levels - 8.32-bit CPU interface


    Original     		PDF XC6200 32-bit 220MHz XC6216 -2PC84C -40oC -55oC 125oC 84-Pin TQ144 BUF C038 XC6264 xilinx XC6216 PN16 XC6209 PW16 XC6000 N16O

    NEC 2561

    Abstract: NEC 2562 NEC 2703 2565 nec GAL20LV8ZD-25QJ GAL20V8 GAL20LV8ZD GAL20LV8ZD-15QJ
    Text: GAL20LV8ZD Features Functional Block Diagram • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices — 50µA Typical Standby Current 100µA Max. — 45mA Typical Active Current (55mA Max.)


    Original     		PDF GAL20LV8ZD NEC 2561 NEC 2562 NEC 2703 2565 nec GAL20LV8ZD-25QJ GAL20V8 GAL20LV8ZD GAL20LV8ZD-15QJ

    CI 2049

    Abstract: 16R8 GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8
    Text: GAL16LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic Features Functional Block Diagram • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices — 50µA Typical Standby Current 100µA Max.


    Original     		PDF GAL16LV8ZD CI 2049 16R8 GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8

    GAL20LV8ZD

    Abstract: GAL20LV8ZD-15QJ GAL20LV8ZD-25QJ GAL20V8
    Text: GAL20LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic Features Functional Block Diagram • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices — 50µA Typical Standby Current 100µA Max.


    Original     		PDF GAL20LV8ZD GAL20LV8ZD GAL20LV8ZD-15QJ GAL20LV8ZD-25QJ GAL20V8

    XOR-2048

    Abstract: ac021 AC1-2125 16R8 GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8 ac12120 16LV8
    Text: GAL16LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic Features Functional Block Diagram • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices — 50µA Typical Standby Current 100µA Max.


    Original     		PDF GAL16LV8ZD XOR-2048 ac021 AC1-2125 16R8 GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8 ac12120 16LV8

    nec 2561

    Abstract: NEC 2703 GAL programmer schematic 2565 nec nec 2565 NEC 2562 GAL20LV8ZD-15QJ GAL20LV8ZD GAL20LV8ZD-25QJ GAL20V8
    Text: GAL20LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic Features Functional Block Diagram • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices — 50µA Typical Standby Current 100µA Max.


    Original     		PDF GAL20LV8ZD nec 2561 NEC 2703 GAL programmer schematic 2565 nec nec 2565 NEC 2562 GAL20LV8ZD-15QJ GAL20LV8ZD GAL20LV8ZD-25QJ GAL20V8

    nec 2561

    Abstract: NEC 2703 2565 nec nec 2565 NEC 2562 zd 5.6v nec 2561 block diagram NEC 2561 h nec 2561* pin diagram of xor
    Text: GAL20LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic Features Functional Block Diagram • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices — 50µA Typical Standby Current 100µA Max.


    Original     		PDF GAL20LV8ZD nec 2561 NEC 2703 2565 nec nec 2565 NEC 2562 zd 5.6v nec 2561 block diagram NEC 2561 h nec 2561* pin diagram of xor

    16l8 JEDEC fuse

    Abstract: 16R8 GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8 XOR-2055 ac1212
    Text: GAL16LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic Features Functional Block Diagram • 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices — 50µA Typical Standby Current 100µA Max.


    Original     		PDF GAL16LV8ZD 16l8 JEDEC fuse 16R8 GAL16LV8ZD GAL16LV8ZD-15QJ GAL16LV8ZD-25QJ GAL16V8 XOR-2055 ac1212

    2712 24PIN

    Abstract: GAL20V8 GAL20VP8 GAL20VP8B-15LJ GAL20VP8B-15LP GAL20VP8B-25LJ GAL20VP8B-25LP
    Text: GAL20VP8 High-Speed E2CMOS PLD Generic Array Logic Features Functional Block Diagram • HIGH DRIVE E2CMOS GAL® DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay — Fmax = 80 MHz — 10 ns Maximum from Clock Input to Data Output


    Original     		PDF GAL20VP8 2712 24PIN GAL20V8 GAL20VP8 GAL20VP8B-15LJ GAL20VP8B-15LP GAL20VP8B-25LJ GAL20VP8B-25LP

    GAL16V8

    Abstract: GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP
    Text: GAL16VP8 High-Speed E2CMOS PLD Generic Array Logic Features Functional Block Diagram • HIGH DRIVE E2CMOS GAL® DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay — Fmax = 80 MHz — 10 ns Maximum from Clock Input to Data Output


    Original     		PDF GAL16VP8 GAL16V8 GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP

    E 2056 DATASHEET

    Abstract: GAL16v8 programmer schematic GAL16V8 GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP
    Text: GAL16VP8 High-Speed E2CMOS PLD Generic Array Logic Features Functional Block Diagram • HIGH DRIVE E2CMOS GAL® DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay — Fmax = 80 MHz — 10 ns Maximum from Clock Input to Data Output


    Original     		PDF GAL16VP8 E 2056 DATASHEET GAL16v8 programmer schematic GAL16V8 GAL16VP8 GAL16VP8B-15LJ GAL16VP8B-15LP GAL16VP8B-25LJ GAL16VP8B-25LP

    full subtractor circuit using xor and nand gates

    Abstract: full subtractor circuit using nor gates 4-bit full adder using nand gates and 3*8 decoder 2 bit magnitude comparator using 2 xor gates 4-bit bcd subtractor 8 bit bcd adder subtractor BCD adder and subtractor half adder using x-OR and NAND gate bcd subtractor full adder circuit using xor and nand gates
    Text: pASIC Macro Library HIGHLIGHTS More than 350 Architecturally Optimized Macros Includes Simple Gates and Advanced Soft Macros Includes Over 100 7400-Series TTL Building Blocks SpDE Packs as Many as 4 Macros Into a Single Logic Cell SpDE's Logic Optimize maps many simple gates into a single logic cell


    Original     		PDF 7400-Series 10-bit TTL244q TTL259 TTL261 TTL268q full subtractor circuit using xor and nand gates full subtractor circuit using nor gates 4-bit full adder using nand gates and 3*8 decoder 2 bit magnitude comparator using 2 xor gates 4-bit bcd subtractor 8 bit bcd adder subtractor BCD adder and subtractor half adder using x-OR and NAND gate bcd subtractor full adder circuit using xor and nand gates

    Untitled

    Abstract: No abstract text available
    Text: GAL16VP8 Lattice High-Speed E2CMOS PLD Generic Array Logic ; Semiconductor •Corporation FUNCTIONAL BLOCK DIAGRAM FEATURES • HIGH DRIVE E2CMOS GAL® DEVICE — TTL Compatible 64 mA Output Drive — 15 ns Maximum Propagation Delay — Fmax = 80 MHz


    OCR Scan     		PDF GAL16VP8 100ms)

    Untitled

    Abstract: No abstract text available
    Text: Lattica GAL16LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic I Semiconductor I Corporation Functional Block Diagram Features 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Com patible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices


    OCR Scan     		PDF GAL16LV8ZD Tested/100%

    16lv8

    Abstract: No abstract text available
    Text: GAL16LV8ZD Lattice Low Voltage, Zero Power E2CMOS PLD Generic Array Logic I Semiconductor I Corporation Functional Block Diagram Features 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Com patible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices


    OCR Scan     		PDF 50jiA Tested/100% 100ms) GAL16LV8ZD 16lv8

    Untitled

    Abstract: No abstract text available
    Text: GAL16LV8ZD Low Voltage, Zero Power E2CMOS PLD Generic Array Logic ; Semiconductor I Corporation F eatures - 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Compatible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices — 50|iA Typical Standby Current 10tyiA Max.


    OCR Scan     		PDF GAL16LV8ZD 10tyiA Tested/100% 100ms)

    Untitled

    Abstract: No abstract text available
    Text: LATTS002 GAL16LV8ZD Lattice Low Voltage, Zero Power E2CMOS PLD Generic Array Logic FUNCTIONAL BLOCK DIAGRAM FEATURES 3.3V LOW VOLTAGE, ZERO POWER OPERATION — JEDEC Com patible 3.3V Interface Standard — Interfaces with Standard 5V TTL Devices — 50 xA Typical Standby Current (100|jA Max.


    OCR Scan     		PDF LATTS002 100ms) GAL16LV8ZD

    Untitled

    Abstract: No abstract text available
    Text: Lattice GAL20V8Z Zero Power E2CMOS PLD Generic Array Logic FEATURES • HIGH PERFORMANCE E2CMOS TECHNOLOGY — 15 ns Maximum Propagation Delay — Fmax =62.5 MHz — 10 ns Maximum from Clock Input to Data Output — TTL Compatible 16 mA Output Drive — UltraMOS® Advanced CMOS Technology


    OCR Scan     		PDF GAL20V8Z 100pA 100ms)