Untitled
Abstract: No abstract text available
Text: DP8480A DP8480A 10k ECL to TTL Level Translator with Latch Literature Number: SNOSBN8A DP8480A 10k ECL to TTL Level Translator with Latch General Description Features This circuit translates ECL input levels to TTL output levels and provides a fall-through latch The TRI-STATE outputs
|
Original
|
DP8480A
DP8480A
16-pin
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DP8482A DP8482A 100k ECL to TTL Level Translator with Latch Literature Number: SNOSBO0A DP8482A 100k ECL to TTL Level Translator with Latch General Description Features This circuit translates ECL input levels to TTL output levels and provides a fall-through latch The TRI-STATE outputs
|
Original
|
DP8482A
DP8482A
16-pin
|
PDF
|
DP8481
Abstract: No abstract text available
Text: DP8481 DP8481 TTL to 10k ECL Level Translator with Latch Literature Number: SNOSBN9A DP8481 TTL to 10k ECL Level Translator with Latch General Description Features This circuit translates TTL input levels to ECL output levels and provides a fall-through latch The outputs are gated with
|
Original
|
DP8481
DP8481
16-pin
C199/clocks
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DP8483 DP8483 TTL to 100k ECL Level Translator with Latch Literature Number: SNOSBO1A DP8483 TTL to 100k ECL Level Translator with Latch General Description Features This circuit translates TTL input levels to ECL output levels and provides a fall-through latch The outputs are gated with
|
Original
|
DP8483
DP8483
16-pin
C1995
586/clocks
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DP8480A 10k ECL to TTL Level Translator with Latch General Description Features This circuit translates ECL input levels to TTL output levels and provides a fall-through latch The TRI-STATE outputs are designed to drive standard 50 pF loads The strobe and
|
Original
|
DP8480A
16-pin
C1995
DP8480AN
|
PDF
|
b1045
Abstract: C1995 DP8480A DP8480AJ DP8480AN J16A N16A
Text: DP8480A 10k ECL to TTL Level Translator with Latch General Description Features This circuit translates ECL input levels to TTL output levels and provides a fall-through latch The TRI-STATE outputs are designed to drive standard 50 pF loads The strobe and
|
Original
|
DP8480A
16-pin
b1045
C1995
DP8480AJ
DP8480AN
J16A
N16A
|
PDF
|
C1995
Abstract: DP8482A DP8482AJ DP8482AM DP8482AN J16A M16B N16A
Text: DP8482A 100k ECL to TTL Level Translator with Latch General Description Features This circuit translates ECL input levels to TTL output levels and provides a fall-through latch The TRI-STATE outputs are designed to drive standard 50 pF loads The strobe and
|
Original
|
DP8482A
16-pin
C1995
DP8482AJ
DP8482AM
DP8482AN
J16A
M16B
N16A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DP8482A 100k ECL to TTL Level Translator with Latch General Description Features This circuit translates ECL input levels to TTL output levels and provides a fall-through latch The TRI-STATE outputs are designed to drive standard 50 pF loads The strobe and
|
Original
|
DP8482A
16-pin
C1995
|
PDF
|
MA1040
Abstract: C1995 DP8483 DP8483F DP8483J DP8483M DP8483N J16A M16B N16A
Text: DP8483 TTL to 100k ECL Level Translator with Latch General Description Features This circuit translates TTL input levels to ECL output levels and provides a fall-through latch The outputs are gated with CS providing for wire ORing of outputs The strobe and chip
|
Original
|
DP8483
16-pin
DP8483J
DP8483M
DP8483N
MA1040
C1995
DP8483F
DP8483J
DP8483N
J16A
M16B
N16A
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DP8483 TTL to 100k ECL Level Translator with Latch General Description Features This circuit translates TTL input levels to ECL output levels and provides a fall-through latch The outputs are gated with CS providing for wire ORing of outputs The strobe and chip
|
Original
|
DP8483
16-pin
C1995
DP8483N
|
PDF
|
MC100H602
Abstract: MC100H602FN MC10H602 MC10H602FN
Text: MC10H602, MC100H602 9−Bit Latch TTL to ECL Translator The MC10H/100H602 is a 9−bit, dual supply TTL to ECL translator with latch. Devices in the ON Semiconductor 9−bit translator series utilize the PLCC−28 for optimal power pinning, signal flow−through
|
Original
|
MC10H602,
MC100H602
MC10H/100H602
PLCC-28
MC10H602/D
MC100H602
MC100H602FN
MC10H602
MC10H602FN
|
PDF
|
Untitled
Abstract: No abstract text available
Text: MC10H602, MC100H602 9−Bit Latch TTL to ECL Translator Description The MC10H/100H602 is a 9−bit, dual supply TTL to ECL translator with latch. Devices in the ON Semiconductor 9−bit translator series utilize the PLCC−28 for optimal power pinning, signal flow−through
|
Original
|
MC10H602,
MC100H602
MC10H/100H602
MC10H602/D
|
PDF
|
MC100H602
Abstract: MC100H602FN MC10H602 MC10H602FN
Text: MC10H602, MC100H602 9-Bit Latch TTL to ECL Translator The MC10H/100H602 is a 9–bit, dual supply TTL to ECL translator with latch. Devices in the Motorola 9–bit translator series utilize the 28–lead PLCC for optimal power pinning, signal flow–through and
|
Original
|
MC10H602,
MC100H602
MC10H/100H602
r14525
MC10H602/D
MC100H602
MC100H602FN
MC10H602
MC10H602FN
|
PDF
|
b1045
Abstract: b1625 b1665 B1645 transistor b1045 B1625 equivalent transistor DP8481 b 1665 DP8481N B1145
Text: DP8481 TTL to 10k ECL Level Translator with Latch General Description Features This circuit translates TTL input levels to ECL output levels and provides a fall-through latch The outputs are gated with CS providing for wire ORing of outputs The strobe and chip
|
Original
|
DP8481
16-pin
DP8481F
DP8481J
DP8481N
b1045
b1625
b1665
B1645
transistor b1045
B1625 equivalent transistor
b 1665
DP8481N
B1145
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: MC10H602, MC100H602 9−Bit Latch TTL to ECL Translator The MC10H/100H602 is a 9−bit, dual supply TTL to ECL translator with latch. Devices in the ON Semiconductor 9−bit translator series utilize the PLCC−28 for optimal power pinning, signal flow−through
|
Original
|
MC10H602,
MC100H602
MC10H/100H602
PLCC-28
|
PDF
|
ma1040
Abstract: DP8481
Text: DP8481 TTL to 10k ECL Level Translator with Latch General Description Features This circuit translates TTL input levels to ECL output levels and provides a fall-through latch The outputs are gated with CS providing for wire ORing of outputs The strobe and chip
|
Original
|
DP8481
16-pin
C1995
ma1040
|
PDF
|
MC100H602
Abstract: MC10H602 MC10H602FN MC10H602FNG SOCKET PLCC28
Text: MC10H602, MC100H602 9−Bit Latch TTL to ECL Translator Description The MC10H/100H602 is a 9−bit, dual supply TTL to ECL translator with latch. Devices in the ON Semiconductor 9−bit translator series utilize the PLCC−28 for optimal power pinning, signal flow−through
|
Original
|
MC10H602,
MC100H602
MC10H/100H602
PLCC-28
PLCC-28
MC10H602/D
MC100H602
MC10H602
MC10H602FN
MC10H602FNG
SOCKET PLCC28
|
PDF
|
74AC373D
Abstract: 74AC 74AC373 74AC373PW 74ACT373 74ACT373PW IEC134
Text: Philips Sem iconductors Product specification 7J Octal D-type transparent latch 3-State A P 070 74ACT373 FEATURES DESCRIPTION • 74ACT373 has TTL-com patible inputs The 74AC373/74ACT373 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-State outputs
|
OCR Scan
|
74AC373
74ACT373
74ACT373
74AC373/74ACT373
OT36Q-1
MO-153AC
74AC373D
74AC
74AC373PW
74ACT373PW
IEC134
|
PDF
|
74AC373D
Abstract: 74AC 74AC373 74AC373PW 74ACT373 74ACT373PW IEC134
Text: Philips Sem iconductors Product specification 7 Octal D-type transparent latch 3-State dAf"?7 T 74ACT373 FEATURES DESCRIPTION • 74ACT373 has TTL-com patible inputs The 74AC373/74ACT373 is an octal D-type transparent latch featuring separate D-type inputs for each latch and 3-State outputs
|
OCR Scan
|
74AC373
74ACT373
74ACT373
74AC373/74ACT373
SQT360-1
MO-153AC
74AC373D
74AC
74AC373PW
74ACT373PW
IEC134
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DP8482A ga National ÆM Semiconductor DP8482A 100k ECL to TTL Level Translator with Latch General Description Features This circuit translates ECL input levels to TTL output levels and provides a fall-through latch. The TRI-STATE outputs are designed to drive standard 50 pF loads. The strobe and
|
OCR Scan
|
DP8482A
DP8482A
16-pin
|
PDF
|
STR 5634
Abstract: No abstract text available
Text: DP8482A National Semiconductor DP8482A 100k ECL to TTL Level Translator with Latch General Description Features This circuit translates ECL input levels to TTL output levels and provides a fall-through latch. The TRI-STATE outputs are designed to d iv e standard 50 pF loads. The strobe and
|
OCR Scan
|
DP8482A
16-pin
s10pen
-tP02-
TL/F/5863-2
TL/F/5863-3
TL/F/5863-6
STR 5634
|
PDF
|
14011b
Abstract: hc7573 HC589 MC14XXX hc4078 HC4075 HC593 HC4017 TTL LOGIC HC590
Text: SURFACE MOUNT — MOS PRODUCTS continued Package 14 SOICN SOIC N SOICN SOICN SOICN Recluse Device Octal D-Type Flip-Flop, 3-State, Inverting Output Octal D-Type Flip-Flop, 3-State, Inv Output, TTL LL Octal Transparent Latch, 3-State Octal D-Type Transparent Latch, 3-State, TTL Logic Level
|
OCR Scan
|
HC564
HCT564
HC573
HCT573
HC574
HCT574
HC589
HC590
HC592
HC593
14011b
hc7573
MC14XXX
hc4078
HC4075
HC4017
TTL LOGIC
|
PDF
|
lm 2309
Abstract: DL122 MC100H602 MC10H602
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA 9-Bit Latch TTLā/āECL Translator MC10H602 MC100H602 The MC10H/100H602 is a 9–bit, dual supply TTL to ECL translator with latch. Devices in the Motorola 9–bit translator series utilize the 28–lead PLCC for optimal power pinning, signal flow–through and electrical
|
Original
|
MC10H602
MC100H602
MC10H/100H602
MC10H602/D*
MC10H602/D
DL122
lm 2309
MC100H602
MC10H602
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DP8483 S3 National ÆÆ Semiconductor DP8483 TTL to 100k ECL Level Translator with Latch General Description Features This circuit translatas TTL input levels to ECL output levels and provides a fail-through latch. The outputs are gated with CS providing for wire ORing of outputs. The strobe and chip
|
OCR Scan
|
DP8483
16-pin
DP8483
DP8483J,
DP8483M
|
PDF
|