Untitled
Abstract: No abstract text available
Text: IDT74GTLP816 GTLP / TTL 1:2 / 1:6 CLOCK DRIVER INDUSTRIAL TEMPERATURE RANGE GTLP/TTL 1:2/1:6 CLOCK DRIVER FEATURES: • • • • • • • • DESCRIPTION: 5V or 3.3V operation Interface between GTLP and TTL logic levels GTLP to TTL 1:6 fanout TTL to GTLP 1:2 fanout
|
Original
|
PDF
|
IDT74GTLP816
IDT74GTLP
|
Untitled
Abstract: No abstract text available
Text: IDT74GTLP816 GTLP / TTL 1:2 / 1:6 CLOCK DRIVER INDUSTRIAL TEMPERATURE RANGE GTLP/TTL 1:2/1:6 CLOCK DRIVER FEATURES: • • • • • • • • DESCRIPTION: 5V or 3.3V operation Interface between GTLP and TTL logic levels GTLP to TTL 1:6 fanout TTL to GTLP 1:2 fanout
|
Original
|
PDF
|
IDT74GTLP816
IDT74GTLP
|
9434
Abstract: CY101E383 EME-6300H
Text: Reliability Report QTP# 94346/95255, Version 1.0 June, 1996 BiCMOS ECL-TTL/TTL-ECL TRANSLATOR MARKETING PART NUMBERS DESCRIPTION CY101E383 ECL/TTL/ECL Translator and High Speed Bus Driver CY10E383 ECL/TTL/ECL Translator and High Speed Bus Driver CYPRESS SEMICONDUCTOR
|
Original
|
PDF
|
CY101E383
CY10E383
CY101E383-JC
9434
CY101E383
EME-6300H
|
IDT74GTLP816
Abstract: No abstract text available
Text: IDT74GTLP816 GTLP / TTL 1:2 / 1:6 CLOCK DRIVER INDUSTRIAL TEMPERATURE RANGE GTLP/TTL 1:2/1:6 CLOCK DRIVER FEATURES: • • • • • • • DESCRIPTION: Interface between GTLP and TTL logic levels GTLP to TTL 1:6 fanout TTL to GTLP 1:2 fanout Edge Rate Control Circuit reduces output noise on GTLP port
|
Original
|
PDF
|
IDT74GTLP816
IDT74GTLP
IDT74GTLP816
|
Untitled
Abstract: No abstract text available
Text: DS75365 DS75365 Quad TTL-to-MOS Driver Literature Number: SNOSBR5A DS75365 Quad TTL-to-MOS Driver Y The DS75365 is a quad monolithic integrated TTL-to-MOS driver and interface circuit that accepts standard TTL input signals and provides high-current and high-voltage output
|
Original
|
PDF
|
DS75365
DS75365
|
Untitled
Abstract: No abstract text available
Text: DS75361 DS75361 Dual TTL-to-MOS Driver Literature Number: SNOSBR4A DS75361 Dual TTL-to-MOS Driver General Description Features The DS75361 is a monolithic integrated dual TTL-to-MOS driver interface circuit The device accepts standard TTL input signals and provides high-current and high-voltage
|
Original
|
PDF
|
DS75361
DS75361
MM5270
MM5280
|
CY101E383
Abstract: E383 R2170 ecl 84
Text: E383 CY101E383 ECL/TTL/ECL Translator and High-Speed Bus Driver Features • BiCMOS for optimum speed/power • High speed max. — 3.0 ns tPD TTL-to-ECL Functional Description The CY101E383 is a new-generation TTL-to-ECL and ECL-to-TTL logic level translator designed for high-perfor-
|
Original
|
PDF
|
CY101E383
CY101E383
8-A-00023
E383
R2170
ecl 84
|
Untitled
Abstract: No abstract text available
Text: IDT74GTLP816 GTLP / TTL 1:2 / 1:6 CLOCK DRIVER INDUSTRIAL TEMPERATURE RANGE GTLP/TTL 1:2/1:6 CLOCK DRIVER IDT74GTLP816 FEATURES: DESCRIPTION: • • • • • • • • The GTLP816 is a GTLP to TTL 1:6 and TTL to GTLP (1:2) clock driver with inverting outputs. The clock driver provides a high-speed
|
Original
|
PDF
|
IDT74GTLP816
IDT74GTLP816
IDT74GTLP
|
TTL 7440
Abstract: 9N38 74H40 74S140 74S40 9H40 9N37 9N40 9S40 TTL 7437
Text: 6006 74H40 9H 40/ 9N 37/ 7437 9N 38/ 7438 9N 40/ 7440 74S40 9S 40/ 74S140 96101 Dual 2-NAND Driver Any TTL Quad 2-NAND Driver Any TTL Any TTL Dual 2-NAND Driver Any TTL Quad 2-NAND Driver Dual 2-NAND Driver Any TTL 96 106 Any TTL Dual 2-NAND Driver 50 0 Driver
|
OCR Scan
|
PDF
|
74H40
O-86A
74S40
74S140
TTL 7440
9N38
9H40
9N37
9N40
9S40
TTL 7437
|
lvcmos
Abstract: dtff Dip 28 4 mhz motorola
Text: MOTOROLA’S LOW SKEW CLOCK DRIVERS Part Number Output Level Max O ut-to-O ut Skew ns (Note 1.) Max Output Freq. (MHz) MC74F803 TTL 1.0 MC74F1803 TTL MC10/100H640 TTL MC10/1OOH641 TTL 0.5 65 9 28 PLCC PECL Inputs (Note 2.) MC10/100H642 TTL 0.5 33 & 66 8
|
OCR Scan
|
PDF
|
MC74F803
MC74F1803
MC10/100H640
MC10/100H641
MC10/100H642
MC10/100H643
MC10/100H644
MC10/100H645
MC10/100H646
MC88913
lvcmos
dtff
Dip 28 4 mhz motorola
|
Untitled
Abstract: No abstract text available
Text: O SYNERGY SEMICONDUCTOR 3.3V SINGLE SUPPLY OCTAL PECL/TTL-TO-TTL PECL/TTL-to-TTL version of popular ECLinPS E111AE/LE Guaranteed low skew specification Three-state enable Differential internal design V bb output for single-ended operation Extra TTL and ECL power/ground pins
|
OCR Scan
|
PDF
|
E111AE/LE
SY100H646L
28-lead
H646L
HA643
|
Untitled
Abstract: No abstract text available
Text: ^ TTL CONTROLLED AMPLIFIERS AFTL SERIES FEATURES • TTL Switched Power Supply • Built-In TTL Driver • Ideal for: - Remote Power Control - Low Power Consumption - Thermal Management Systems • Standard AFS Low Noise Performance • Specifications: - Rise Time <2.0 ps
|
OCR Scan
|
PDF
|
FTL4-02001800-23
AFTL5-G01Q1800-25
AFTL4-00102650-40
|
SD013
Abstract: SY10H843ZC
Text: SINGLE SUPPLY PECL-TTL 1:4 CLOCK DRIVER Clockworks PRELIMINARY SY10/100H843 DESCRIPTION FEATURES Translates positive ECL to TTL PECL-TTL 300ps pin-to-pin skew Guaranteed skew spec Differential internal design for increased noise immunity and stable threshold inputs
|
OCR Scan
|
PDF
|
SY10/100H843
300ps
SY10H843
SY100H843
40MHz
50MHz
SD013Ã
000101G
SY10H843ZC
SD013
|
o607
Abstract: No abstract text available
Text: DS75361 £9 National Semiconductor DS75361 Dual TTL-to-MOS Driver General Description Features The DS75361 is a monolithic integrated dual TTL-to-MOS driver interface circuit. The device accepts standard TTL input signals and provides high-current and high-voltage
|
OCR Scan
|
PDF
|
DS75361
DS75361
MM5270
MM5280.
o607
|
|
|
DTL or TTL integrated logic circuits
Abstract: No abstract text available
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0.0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V -2 .0 0.4 90 440 TO-86 6A.9A 9595* Dual ECL-TTL Translator +5.0 -5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
PDF
|
|
75450APC
Abstract: 9109 DC fairchild ECL 75450a
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0 .0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V - 2 . 0 0.4 90 440 TO-86 6A.9A 9 5 9 5 * Dual ECL-TTL Translator +5.0 - 5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver
|
OCR Scan
|
PDF
|
5450A/75450A
5450A
5451A
5452A
1n3064
55/75453A
55/75454A
5450A,
75450APC
9109 DC
fairchild ECL
75450a
|
75452ATC
Abstract: 75452A
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0.0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V -2 .0 0.4 90 440 TO-86 6A.9A 9595* Dual ECL-TTL Translator +5.0 -5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
PDF
|
|
754538
Abstract: 9109 DC 55450B 75450BDC
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0 .0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V - 2 .0 0.4 90 440 TO-86 6A.9A 9595* Dual ECL-TTL Translator +5.0 - 5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
PDF
|
55450B/75450B
75450B
55450B/754S0B
554508/75450B
754538
9109 DC
55450B
75450BDC
|
mw 137
Abstract: fairchild ECL
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0.0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V -2 .0 0.4 90 440 TO-86 6A.9A 95 9 5 * Dual ECL-TTL Translator +5.0 -5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
PDF
|
55/75450A
55/75450B
55/75451A
55/75451B
55/75452A
55/75452B
55/75453A
55/75453B
55/75454A
mw 137
fairchild ECL
|
Untitled
Abstract: No abstract text available
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0.0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V -2 .0 0.4 90 440 TO-86 6A.9A 95 9 5 * Dual ECL-TTL Translator +5.0 -5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
PDF
|
|
55450B
Abstract: 75451B
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0 .0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V - 2 .0 0.4 90 440 TO-86 6A.9A 9595* Dual ECL-TTL Translator +5.0 - 5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: M OTOROLA M C 10H 646 M C 100H 646 Product Preview PEC L/TTL-TTL 1:8 C lo ck D istrib u tio n Chip PECL/TTL-TTL 1:8 CLOCK DISTRIBUTION CHIP The MC1 OH/100H646 is a single supply, low skew translating 1:8 clock driver. Devices in the Motorola ‘H600 translator series utilize the 28-lead PLCC for
|
OCR Scan
|
PDF
|
OH/100H646
28-lead
|
74 TTL PACKAGE OUTLINES
Abstract: 75451ATC 1606B 55451A 75451ARC
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0 .0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V - 2 .0 0.4 90 440 TO-86 6A.9A 9595* Dual ECL-TTL Translator +5.0 - 5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver 15 to 21
|
OCR Scan
|
PDF
|
|
75450apc
Abstract: 10125 ecl to ttl fairchild 9112 7S45 pin diagram for all 74 series ttl gates
Text: INTERFACE SELECTION GUIDE BY DEVICE NUMBER HLDTL-TTL Hex 12 to 20 0.0 0 .0 0.4 120 380 TO-86 6A.9A 9112* TTL-HLDTL Hex 12 to 20 0.0 +V - 2 . 0 0.4 90 440 TO-86 6A.9A 9 5 9 5 * Dual ECL-TTL Translator +5.0 - 5 .2 2.4 0.4 6.0 375 6B TTL-MOS Quad Clock Driver
|
OCR Scan
|
PDF
|
5450A/75450A
5450A
S6450A/7S4S0A
5450A/754S0A
75450apc
10125 ecl to ttl
fairchild 9112
7S45
pin diagram for all 74 series ttl gates
|
