Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TTL 7402 PROPAGATION DELAY Search Results

    TTL 7402 PROPAGATION DELAY Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    SNJ5480J Rochester Electronics LLC Adder/Subtractor, TTL, CDIP14, Visit Rochester Electronics LLC Buy
    5480FM Rochester Electronics LLC 5480 - Multiplier, TTL, CDFP14 Visit Rochester Electronics LLC Buy
    9317CDC Rochester Electronics LLC 9317 - Decoder/Driver, TTL, CDIP16 Visit Rochester Electronics LLC Buy
    54H62FM Rochester Electronics LLC 54H62 - Gate, TTL, CDFP14 Visit Rochester Electronics LLC Buy
    5496J/B Rochester Electronics LLC 5496 - Shift Register, 5-Bit, TTL Visit Rochester Electronics LLC Buy

    TTL 7402 PROPAGATION DELAY Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    TTL LS 7402

    Abstract: 74LS02 pin configuration TTL 7402 7402 pin configuration 7402 TTL 7402 NOR gate 7402 74LS 7402
    Text: Signetics I 7402, LS02, S02 Gates Quad Two-input NOR Gate Product Specification Logic Products TYPICAL PROPAGATION DELAY TYPE TYPICAL SUPPLY CURRENT TOTAL 7402 10ns 11mA 74LS02 10ns 2.2mA 74S02 3.5ns 22mA ORDERING CODE COMMERCIAL RANGE VCC = 5 V ± 5 % ; T A = 0°C to +70°C


    OCR Scan     		PDF 74LS02 74S02 N7402N, N74LS02N, N74S02N N74LS02D, N74S02D 10Suls WF07570S 400f2 TTL LS 7402 74LS02 pin configuration TTL 7402 7402 pin configuration 7402 TTL 7402 NOR gate 7402 74LS 7402

    7402 NOR gate ic pin configuration

    Abstract: IC 7402 IC PIN CONFIGURATION OF 74LS02 7402 pin configuration 74LS02 pin configuration 74LS02 function table 7402 ic ttl 7402 7402 logic gate ic IC 74LS02
    Text: Signetics I 7402, LS02, S02 Gates Quad Two-Input NOR Gate Product Specification Logic Products TYPICAL PROPAGATION DELAY TYPE TYPICAL SUPPLY CURRENT TOTAL 7402 10ns 11mA 74LS02 10ns 2.2mA 74S02 3.5ns 22mA ORDERING CODE COMMERCIAL RANGE VCC = 5V±5%; Ta = 0°C to +70°C


    OCR Scan     		PDF 74LS02 74S02 N7402N, N74LS02N, N74S02N N74LS02D, N74S02D 400-Q 7402 NOR gate ic pin configuration IC 7402 IC PIN CONFIGURATION OF 74LS02 7402 pin configuration 74LS02 pin configuration 74LS02 function table 7402 ic ttl 7402 7402 logic gate ic IC 74LS02

    7400 fan-out

    Abstract: 7402 nor 7491 8-bit 7490 Decade Counter TTL 7400 TTL 7400 AND propagation delay TTL 7400 propagation delay TTL 7475 TTL 7490 7402 J-K Flip-Flop
    Text: Logic Integrateci Circuits, MIC 7400 Series TTL G a te s in order of gates per package Type M IC M IC M IC M IC M IC M IC M IC M IC M IC M IC M IC M IC 7430 7453 7454 7420 7440 7450 7451 7460 7410 7400 7401 7402 Positive logic definition Gates per package


    OCR Scan     		PDF

    7402 J-K Flip-Flop

    Abstract: 74276 sn74726
    Text: TTL MSI TYPES SN54276, SN74276 QUADRUPLE J-K FLIP-FLOPS BU LLETIN NO . OL-S 7 6 1 2 4 S 0 , OCTOBER 1 8 7 « SN54Z76. . . J PACKAGE SN7 4 2 7 6 . . . J OR N PACKAGE features • Four J-K Flip-Flops in a Single Package. . . Cm Reduce FF Package Count by 60%


    OCR Scan     		PDF SN54276, SN74276 SN54Z76. 7402 J-K Flip-Flop 74276 sn74726

    IC 7402, 7404, 7408, 7432, 7400

    Abstract: TTL IC 7405 7400 logic gate ic IC AND GATE 7408 ic 7400 logic symbol 7408 AND GATE fan in 9N01 IC 7400 nand gate 7408, 7404, 7486, 7432 IC 7404 hex inverter
    Text: SSI • GATES, BUFFERS AND INVERTERS LOW POWER tpcj = 20 ns Pd = 2 mW per Gate STANDARD tpd = 10 ns Pd = 10 mW per Gate 0°C to +70° C and -5 5 ° to +125°C 0° to +70° C -5 5 ° t o +125° C 9 L00 9N00/7400 9N00/5400 9N01/7401 9N01/5401 9N03/7403 9N03/5403


    OCR Scan     		PDF 9N00/7400 9N01/7401 9N03/7403 9N26/7426 9N10/7410 9N12/7412 9N20/7420 9N30/7430 9N00/5400 9N01/5401 IC 7402, 7404, 7408, 7432, 7400 TTL IC 7405 7400 logic gate ic IC AND GATE 7408 ic 7400 logic symbol 7408 AND GATE fan in 9N01 IC 7400 nand gate 7408, 7404, 7486, 7432 IC 7404 hex inverter

    7408 CMOS

    Abstract: TTL 7452 ttl 74183 LS 74141 7408, 7404, 7486, 7432 7404 7408 7432 TTL 74289 74106 CMOS 4017 series ttl 74395
    Text: KG10000 SERIES SEMI-CUSTOM CMOS GATE ARRAY CMOS SILOCON GATE ARRAY Th e KG10000 S e rie s is c o n sists o f s ilico n gate C M O S arrays w hose inte rco n n e ctio n are in itia lly u n s p e c ifie d , th e re fo re custom LSI is p ro ce sse d w ith o n ly one m ask ste p a cu sto m ize d m etal m ask a c c o rd ­


    OCR Scan     		PDF KG10000 7408 CMOS TTL 7452 ttl 74183 LS 74141 7408, 7404, 7486, 7432 7404 7408 7432 TTL 74289 74106 CMOS 4017 series ttl 74395

    7600401dx

    Abstract: FSCM 18324 M18510 54LS132 I44A
    Text: I R E V ISIO N S LTR DESCRIPTION OATE D Device 01 inactive for new desiqn. Add vendor, FSCM: 04713. 17 Sept 1985 E Remove vendor FSCM 18324. Delete minimum limits from propagation delay times. Hysteresis shall be guaranteed if not tested to specified limits.


    OCR Scan     		PDF M38510/31303Bâ D0D-STD-100 QPL-38510 7600401dx FSCM 18324 M18510 54LS132 I44A

    54LS83A

    Abstract: No abstract text available
    Text: ± R E V IS IO N S D A TE D E S C R IP T IO N LTR Delete vendor, CAGES 18324, 07263, and 27014. Revise to m ilita ry drawing format. Add log ic diagram. Change tpH Ll» tPHL2> and tp|_H2Change Code Ident. No. to 67268. E APPROVED 23 Oct 1987 DEVICE 01 INACTIVE FOR NEW


    OCR Scan     		PDF M38510/31201Bâ 5962-E268 54LS83AÃ SNJ54LS83AJ M38510/3120IBEX 1401FX 54LS83A SNJ54LS83AW M38510/31201BFX QPL-38510

    SNJ54LS83AJ

    Abstract: 54LS83A
    Text: ± R E V IS IO N S D A TE D E S C R IP T IO N LTR Delete vendor, CAGES 18324, 07263, and 27014. Revise to m ilita ry drawing format. Add log ic diagram. Change tpH Ll» tPHL2> and tp|_H2Change Code Ident. No. to 67268. E APPROVED 23 Oct 1987 DEVICE 01 INACTIVE FOR NEW


    OCR Scan     		PDF M38510/31201Bâ 54LS83AÃ SNJ54LS83AJ M38510/3120IBEX 1401FX 54LS83A SNJ54LS83AW M38510/31201BFX QPL-38510

    54F243

    Abstract: No abstract text available
    Text: A R E V IS IO N S D A TE D E S C R IP T IO N LTR APPRO VED REV PAGE REV STATUS REV O F PAGES PAGES 10 EPAREÇL BY, Defense Electronics MILITARY DRAWING This drawing is available for use by J Supply Canter J CKED^ c KED-n BY ^ Dayton, Ohio m Original date of drawing: 13 MAY 1987


    OCR Scan     		PDF 8683401DX 54F243FMQB 54F243/BDAJC M38510/34802B 86834012X 54F243LMQB 54F243 M38510/34802B2X

    ic 74226

    Abstract: jk flip flop 74103 ic D flip flop 7474 7471 rs flip flop 4011 flip flop IC 7400 SERIES list Ic ttl 7490, 7493, 7495 ci 74386 7414 NOT gate ic IC LA 74141
    Text: 1SE D RICOH CORP/ ELECTRONIC 7 7 4 4bTO 0G0Q7Qt, b RICOH No. 84-01 4-1-1984 Microelectronic Specification T -tfZ -3 1 RP3G01 0 2 • A N A L O G /D IG IT A L B I- C M O S GATE ARRAYS EFFICIENCY GENERAL DESCRIPTIO N T h e R P 3 G 01 and R P 3 G 0 2 a r e A n a lo g /D ig ita l


    OCR Scan     		PDF RP3G01 RP3G01 ic 74226 jk flip flop 74103 ic D flip flop 7474 7471 rs flip flop 4011 flip flop IC 7400 SERIES list Ic ttl 7490, 7493, 7495 ci 74386 7414 NOT gate ic IC LA 74141

    32701BEX

    Abstract: 54LS390 SNJ54LS390J E274
    Text: i REVISIO NS DATE D ESC R IP TIO N LTR APPROVED 26 Oct 1987 Delete norm alized fa n o u t. Change t p f : In p u ts A and B. Change tne r o l l owing: tc lo c k Inpu* B’ ! IH2, ^HS^ILl, IL 2 , MAXI, MAX2. Delete minimum l im i t s from a l l prop, delay tim e s.


    OCR Scan     		PDF 7802601EX 54LS390/BEAJC SNJ54LS390J M38510/32701BEX 7802601FX 54LS390/BFAJC SNJ54LS390W M38510/32701BFX QPL-38510 32701BEX 54LS390 E274

    E271

    Abstract: 54LS151 54LS151DMQB SNJ54LS151J QPL-38510 07263 07263 CAGE CODE
    Text: i REVISIONS E Device 01 inactive for new design. Use QPL-38510 product. Remove vendors CAGE 18324,27014 and 19 JUNE 34335. Convert to M ilita ry drawing 1987 format. E d ito ria l changes throughout Add Lee package. IE Q K ED Original date SIZE a AMSC N/A


    OCR Scan     		PDF QPL-38510 SNJ54LS151J 54LS151LMQB 54LS151M/B2CJC M38510/30901B2X E271 54LS151 54LS151DMQB 07263 07263 CAGE CODE

    SNJ54LS160AJ

    Abstract: maxim max 1987 54LS160 beajc SNJ54LS160 07263 CAGE CODE
    Text: A DEVICE 01 INACTIVE FOR NEW DESIGN AS OF 22 SEP 1978. USE M38510/31503B— . RE VI SI ON S LTR D E S C R IP T IO N DA TE C Delete vendors, CAGE 07263, CAGE 27014, and CAGE 18324. Add lo g ic diagram. Ja b le I , I j L2’ 9 Nov 1987 A PPRO VED Add 'CLOCK' to "LOAD ENABLE T ."


    OCR Scan     		PDF M38510/31503Bâ 54LS160A/BEAJC SNJ54LS160AJ M38510/31503BEX 7700901FX 54LS160A/BFAJC SNJ54LS160AW M38510/31503BFX OPL-38510 maxim max 1987 54LS160 beajc SNJ54LS160 07263 CAGE CODE

    74LS82

    Abstract: 74245 BIDIRECTIONAL BUFFER IC ic 4583 schmitt trigger core bit excess 3 adder using IC 7483 advantages for ic 7473 4 BIT COUNTER 74669 la 4508 ic schematic diagram XF107 74295 random number generator by using ic 4011 and 4017
    Text: General Features The SCxD4 series of high performance CMOS gate arrays offers the user the ability to realise customised VLSI inte­ grated circuits featuring the speed performance previously obtainable only with bipolar technologies whilst retaining all the advantages of CMOS technology; low power consum p­


    OCR Scan     		PDF

    8401201RX

    Abstract: 54ALS573J 54ALS573 QPL-38510
    Text: 1 REVISIONS DATE DESCRIPTION LTR APPROVED - : — Change VI L , setup tim e s , hold tim es 29 Apr 1987 in p u t pulse w id th , and propagation delay tim e s. Delete minimum lim it s from I IL and propagation delay C tim e s. Convert to m ilit a r y drawing fo rm a t.


    OCR Scan     		PDF M38510/382028SX 84012022X 54ALS/580AFK M38510/38202B2X QPL-38510 8401201RX 54ALS573J 54ALS573

    54LS90

    Abstract: No abstract text available
    Text: A R EV I SI O N S Device 01 inactive for new design as of 22 September 1978. Use M38510/31501B-. LTR DATE D E S C R IP TIO N Revised to military drawing format. Delete vendors: CAGE 07263, 27014, and 18324. Add note for no approved source available for packages A and B.


    OCR Scan     		PDF M38510/31501B--. Electronics04713 54LS90/BDAJC SNJ64LS90nl M38510/31501BDX 76032012X 54LS90M/B2AJC M38510/31501B2X QPL-38510 54LS90

    7486 XOR gate

    Abstract: 8mcomp XOR 7486 Truth Table 74192 4count XOR 7486 GATE 16cudslr 7472 truth table 7486 xor 74194 truth table
    Text: PROGRAMMABL E a \ l o g ic s o f t w a r e I-WV i1 I— rT -U U PLS-MAX =Er - ]T — n V n i n ni l A V P L S -m A X MAX+PLUS FEATURES GENERAL DESCRIPTION • Unified Development system for the entire Multiple Array Matrix MAX family of EPLDs. • Multiple design entry methods including a hier­


    OCR Scan     		PDF

    54LS251

    Abstract: SNJ54LS251J v2kn
    Text: i. REVISIONS DEVICE 01 INACTIVE FOR NEW DESIGN AS OF 15 M A R 1978. USE M38 5 1 0 /30905B— . D A TE D E S C R IP T IO N LTR / Delete vendors, CAGE 34335, CAGE 07263, CAGE 27014, and CAGE 18324. Add logic diagram. Table I, change In cfm -;r,\ from ' 6 to -15.


    OCR Scan     		PDF M38510/30905Bâ AP04713 54LS251/BEAJC M38510/30905BEX SNJ54LS251J 01601FX 54LS251/BFAJC M38510/30905BFX SNJ54LS251M QPL-38510 54LS251 v2kn

    54LS251

    Abstract: SNJ54LS251J
    Text: i. REVISIONS DEVICE 01 INACTIVE FOR NEW DESIGN AS OF 15 M A R 1978. USE M38 5 1 0 /30905B— . D A TE D E S C R IP T IO N LTR / Delete vendors, CAGE 34335, CAGE 07263, CAGE 27014, and CAGE 18324. Add logic diagram. Table I, change In cfm -;r,\ from ' 6 to -15.


    OCR Scan     		PDF M38510/30905Bâ 54LS251/BEAJC M38510/30905BEX SNJ54LS251J 01601FX 54LS251/BFAJC M38510/30905BFX SNJ54LS251M QPL-38510 54LS251

    76006

    Abstract: Diode B2x 1N3064 54LS193 LS192
    Text: 1 Device 01 in a c tiv e fo r new design use QPL M3851U/31508B— Drnduct. R E V IS IO N S D E S C R IP TIO N DATE Change to M i li t a r y drawing form at. Add LCC package. Add lo g ic diagram. Add waveforms. Change code id e n t. no. to 67268. Remove vendors CAGE 34335, 07263,


    OCR Scan     		PDF M3851U/31508Bâ IDE006012X 54LS193M/B2AJC 54LS193/B2X SNJ54LS193FK M38510/31508B2X QPL-38510 76006 Diode B2x 1N3064 54LS193 LS192

    54LS258

    Abstract: No abstract text available
    Text: A Inactive fo r new design. Use QPL-38510 product. LTR R E VI SI ON S DATE D E S C R IP T IO N APPROVED Add 02 package. Convert to 2 SEPT. M ilita r y drawing. Change power 1987 d is sip a tio n to 105 mW. Change ICC1 to 15 mA max. Change ICC2 to 9 mA max.


    OCR Scan     		PDF QPL-38510 54LS258AB2XJC 54LS258A/B2X SNJ54LS258BFK M38510/30907B2X 54LS258

    54LS242

    Abstract: 54LS243 M38510
    Text: ± R E V IS IO N S DATE DESCRIPTION LTR Add LCC package. Convert to m ilita r y drawing. Change load resistance in table 1. Change code indent no. to 67268. C APPROVED 22 JULY 1987 REV PAGE REV STATUS OF PAGES REV C C C C C C C C C C C PAGES 1 2 4 6 8 10 11


    OCR Scan     		PDF MIL-STD-883, MIL-STD-883 MIL-M-38510 54LS242 54LS243 transceiv510/32802BDX 80020022X ISNJ54LS243FK I54LS242B2BJC M38510/32802B2X M38510

    CI 7402

    Abstract: 32501brx 54LS273/BRAJC m38510/32501brx 54LS273 7402 signetics SNJ54LS273J
    Text: R EVISIO NS D E S C R IP T IO N DATE 15 pF Change nax frequency CL = subgroups 10 and 11. Change max frequency C. = 50 pF subgroups 10 and 11. Change code ident. no. to 67268. Change to m ilit a r y drawing format. Add CAGE 01295 for case o u tlin e S and 2.


    OCR Scan     		PDF pa/32501B2X 54LS273M/B2CJCI SNJ54LS273FK QPL-38510 CI 7402 32501brx 54LS273/BRAJC m38510/32501brx 54LS273 7402 signetics SNJ54LS273J