N193
Abstract: 1N194 TXC-02050 N194 66cv5
Text: JT2F Device 6 Mbit/s Framer TXC-03702 DATA SHEET Preliminary FEATURES DESCRIPTION • Framer for: - ITU Recommendation G.704 - NTT-specified 6312 Kbit/s format The JT2 Framer JT2F is a CMOS VLSI device that provides the functions needed to frame a wideband
|
Original
|
PDF
|
TXC-03702
TXC-03702-MB
N193
1N194
TXC-02050
N194
66cv5
|
TS 3643 N1
Abstract: TXC-02050 1N194
Text: JT2F Device 6 Mbit/s JT2 Framer TXC-03702B DATA SHEET Product Preview FEATURES DESCRIPTION • Framer for: - ITU Recommendation G.704 - NTT-specified 6312 kbit/s format - NTT-specified technical reference of cell relay interface The JT2 Framer JT2F is a CMOS VLSI device that
|
Original
|
PDF
|
TXC-03702B
TXC-03702B-MB
TS 3643 N1
TXC-02050
1N194
|
Untitled
Abstract: No abstract text available
Text: BACK JT2F Device 6 Mbit/s JT2 Framer TXC-03702B DATA SHEET FEATURES DESCRIPTION • Framer for: - ITU Recommendation G.704 - NTT-specified 6312 kbit/s format - NTT-specified technical reference of cell relay interface The JT2 Framer JT2F is a CMOS VLSI device that
|
Original
|
PDF
|
TXC-03702B
TXC-03702B-MB
|
TXC-02050
Abstract: N193 N192 N190 n195
Text: JT2F Device 6 Mbit/s JT2 Framer TXC-03702B DATA SHEET FEATURES DESCRIPTION • Framer for: - ITU Recommendation G.704 - NTT-specified 6312 kbit/s format - NTT-specified technical reference of cell relay interface The JT2 Framer JT2F is a CMOS VLSI device that
|
Original
|
PDF
|
TXC-03702B
TXC-03702B-MB
TXC-02050
N193
N192
N190
n195
|
1N128
Abstract: 54016
Text: TEPro-Fx28 Device Channelized DS1/E1 Access Solution TXC-06836 DATA SHEET PRODUCT PREVIEW • Complete single-chip channelized DS1/E1 solution • RISC processor with royalty-free DD-AMPS™ firmware Drivers, Data link, Alarms, Messaging, Performance/configuration objects, and Signaling
|
Original
|
PDF
|
TEPro-Fx28TM
TXC-06836
100/H
15-minute
TXC-06836-MB,
TEPro-Fx28
TXC-06836
1N128
54016
|
Dart Controls
Abstract: GUIDE INSTALLATION rbs 2111
Text: TEPro Device Channelized DS3 Access Solution TXC-06830 DATA SHEET PRODUCT PREVIEW LINE SIDE DS1/E1 Monitor Port 4 DS1/E1/DS3 interface, LIU control & Indication TEPro™ TXC-06830 is a system-on-chip (SoC) device that supports the requirements of next-generation channelized DS3 access
|
Original
|
PDF
|
TXC-06830
100/H
TXC-06830-MB,
Dart Controls
GUIDE INSTALLATION rbs 2111
|
VIA C7* processor
Abstract: transwitch TE 2395 motorola TEPro-Fx28
Text: TEPro-Fx28 Device Channelized DS1/E1 Access Solution TXC-06836 DATA SHEET PRODUCT PREVIEW • Complete single-chip channelized DS1/E1 solution • RISC processor with royalty-free DD-AMPS™ firmware Drivers, Data link, Alarms, Messaging, Performance/configuration objects, and Signaling
|
Original
|
PDF
|
TEPro-Fx28TM
TXC-06836
100/H
15-minute
TXC-06836-MB,
VIA C7* processor
transwitch
TE 2395 motorola
TEPro-Fx28
|
motorola te 2395
Abstract: DART
Text: TEPro Device Channelized DS3 Access Solution TXC-06830 DATA SHEET • Complete single-chip channelized DS3 solution • RISC processor with royalty-free DD-AMPS™ firmware Drivers, Data link, Alarms, Messaging, Performance/configuration objects, and Signaling
|
Original
|
PDF
|
TXC-06830
100/H
TXC-06830-MB,
motorola te 2395
DART
|
Untitled
Abstract: No abstract text available
Text: TEPro Device Channelized DS3 Access Solution TXC-06830 DATA SHEET • Complete single-chip channelized DS3 solution • RISC processor with royalty-free DD-AMPS™ firmware Drivers, Data link, Alarms, Messaging, Performance/configuration objects, and Signaling
|
Original
|
PDF
|
TXC-06830
10ork
TXC-06830-MB,
|
intel 7882
Abstract: Tepro Technology TE 2395 motorola 431an TXC-06830 431and
Text: TEPro Device Channelized DS3 Access Solution TXC-06830 DATA SHEET PRODUCT PREVIEW LINE SIDE DS1/E1 Monitor Port 4 DS1/E1/DS3 interface, 145 TEPro™ TXC-06830 is a RISC processor-based device that supports the requirements of next-generation channelized DS3 access
|
Original
|
PDF
|
TXC-06830
TXC-06830)
096-channel
intel 7882
Tepro Technology
TE 2395 motorola
431an
TXC-06830
431and
|
TAIS SOT
Abstract: D103 D113 D123 TA-NWT-000253 LTE 6.5 mb
Text: SOT-1 Device SONET STS-1 Overhead Terminator TXC-03001 DATA SHEET Preliminary FEATURES DESCRIPTION • Provides SONET interface to any type of payload The SOT-1 SONET/STS-1 Overhead Terminator performs section, line and path overhead processing for STS-1 SONET signals. This versatile device can be
|
Original
|
PDF
|
TXC-03001
TXC-03001-MB
TAIS SOT
D103
D113
D123
TA-NWT-000253
LTE 6.5 mb
|
rda 6232
Abstract: CH341A TS16 TXC-03114 2B12C CH3401 TXC-03114BILQ
Text: QE1F-Plus Device Quad E1 Framer-Plus TXC-03114 FEATURES DESCRIPTION • Offline framer supports Standard and Frame HoldOff frame alignment with CRC-4 multiframe check and selectable out of frame criteria, and transparent non-framing mode • Frame alignment detection and loss of frame
|
Original
|
PDF
|
TXC-03114
TXC-03114-MB
rda 6232
CH341A
TS16
TXC-03114
2B12C
CH3401
TXC-03114BILQ
|
CH341A
Abstract: 03104 bilq AMI 52 732 V TS16 TXC-03114 national alarm RFTS-10 X77H-X70H
Text: QE1F-Plus Device Quad E1 Framer-Plus TXC-03114 FEATURES DESCRIPTION • Offline framer supports Standard and Frame Hold-Off frame alignment with CRC-4 multiframe check and selectable out of frame criteria, and transparent non-framing mode • Frame alignment detection and loss of frame
|
Original
|
PDF
|
TXC-03114
TXC-03114-MB
CH341A
03104 bilq
AMI 52 732 V
TS16
TXC-03114
national alarm
RFTS-10
X77H-X70H
|
TSE 4041
Abstract: CH341A TXC-03104-MB
Text: QE1F Device Quad E1 Framer TXC-03104 DATA SHEET FEATURES DESCRIPTION • Offline framer supports Standard and Frame Hold-Off frame alignment with CRC-4 multiframe check and selectable out of frame criteria, and transparent non-framing mode • Frame alignment detection and loss of frame
|
Original
|
PDF
|
TXC-03104
TXC-03104-MB
TSE 4041
CH341A
TXC-03104-MB
|
|
|
XCKJ
Abstract: N193 100415S Alarm Clock by using ttl TXC-02050
Text: JT2F Device 6 Mbit/s Framer TXC-03702 DATA SHEET FEATURES DESCRIPTION Framer for: - CCITT Recommendation G.704 - NTT-specified 6312 kbit/s format The JT2 Framer JT2F is a CMOS VLSI device that provides the functions needed to frame a wideband payload to G.704 and the NTT-specified 6312 kbit/s
|
OCR Scan
|
PDF
|
TXC-03702
TXC-03702-MB
XCKJ
N193
100415S
Alarm Clock by using ttl
TXC-02050
|
Untitled
Abstract: No abstract text available
Text: Im ~ ^ JT2F D6VÌC6 l / l f I I l I M mm m m w • 6 Mbit/s JT2 Framer TXC-03702B DATA SHEET FEATURES DESCRIPTION • Framer for: - ITU Recommendation G.704 - NTT-specified 6312 kbit/s format - NTT-specified technical reference of cell relay interface The JT2 Framer JT2F is a CMOS VLSI device that
|
OCR Scan
|
PDF
|
TXC-03702B
TXC-03702B-M
|
Untitled
Abstract: No abstract text available
Text: ÌS '— A 1/1 JT2F Device / 1 Tim H 6 Mbit/s JT2 Framer TXC-03702B - DATA SHEET FEATURES DESCRIPTION • Framer for: - ITU Recommendation G.704 - NTT-specified 6312 kbit/s format - NTT-specified technical reference of cell relay interface The JT2 Framer JT2F is a CMOS VLSI device that
|
OCR Scan
|
PDF
|
TXC-03702B
TXC-03702B-MB
|
XCKJ
Abstract: XCK-L txc 7a XCK-L option Digital Alarm Clock by ttl LIMING RELAY LIMING VOLTAGE RELAY n191 TXC-02050 F1785
Text: J T 2 F D e v ic e 6 Mbit/s JT2 Framer TXC-03702B DATA SHEET Product Preview 1 1 •■■!:.:= DESCRIPTION = The JT2 Framer JT2F is a CMOS VLSI device that provides the functions needed to frame a wideband payload to ITU G.704 and the NTT-specified 6312 kbit/s
|
OCR Scan
|
PDF
|
TXC-03702B
TXC-05150,
TXC-21047B,
RS-232
TXC-03702B-MB
TD04152
XCKJ
XCK-L
txc 7a
XCK-L option
Digital Alarm Clock by ttl
LIMING RELAY
LIMING VOLTAGE RELAY
n191
TXC-02050
F1785
|
Untitled
Abstract: No abstract text available
Text: JT2F Device 6 Mbit/s Framer TXC-03702 DATA SHEET FEATURES = DESCRIPTION • Framer for: - CCITT Recommendation G.704 - NTT-specified 6312 kbit/s format = The JT2 Framer JT2F is a CMOS VLSI device that provides the functions needed to frame a wideband payload to G.704 and the NTT-specified 6312 kbit/s
|
OCR Scan
|
PDF
|
TXC-03702
-32T004152
TXC-03702-MB
|
Untitled
Abstract: No abstract text available
Text: JT2F Device 6 Mbit/s Framer TXC-03702 DATA SH EE T Preliminary FEATURES = DESCRIPTION • Framer for: - ITU Recommendation G.704 - NTT-specified 6312 Kbit/s format The JT2 Framer JT2F is a CMOS VLSI device that provides the functions needed to frame a wideband
|
OCR Scan
|
PDF
|
TXC-03702
TXC-03702-M
|
Untitled
Abstract: No abstract text available
Text: JT2F D evice 6 Mbit/s JT2 Framer TXC-03702B DATA SHEET Product Preview DESCRIPTION 11 = The JT2 Framer JT2F is a CMOS VLSI device that provides the functions needed to frame a wideband payload to ITU G.704 and the NTT-specified 6312 kbit/s frame format for ATM operation. The JT2F interfaces to
|
OCR Scan
|
PDF
|
TXC-03702B
TXC-21047B,
RS-232
TXC-05150,
1DD4152
TXC-03702B-MB
|
Untitled
Abstract: No abstract text available
Text: JT2F Device 6 Mbit/s JT2 Framer TXC-03702B DATA SH EE T Product Preview FEATURES DESCRIPTION Framer for: - ITU Recommendation G.704 - NTT-specified 6312 kbit/s format - NTT-specified technical reference of cell relay interface The JT2 Framer JT2F is a CMOS VLSI device that
|
OCR Scan
|
PDF
|
TXC-03702B
TXC-03702B-M
|
Untitled
Abstract: No abstract text available
Text: HN27C256AP/AFP Series 32768-word x 8-bit CMOS One Time Electrically Programmable ROM HITACHI Maintenance only Description The HN27C256AP/AFP is a 32768-word by 8-bit one time electrically programmable ROM. Initially, all bits of the HN27C256AP/AFP are in the “ 1” State Output High . Data is introduced by selectively programming
|
OCR Scan
|
PDF
|
HN27C256AP/AFP
32768-word
28-pin
|
HEF4751V
Abstract: hef4751
Text: HEF4750V LSI FREQUENCY SYNTHESIZER The H EF4750V frequency synthesizer is one o f a pair of LO CM O S devices, primarily intended for use in high-performance frequency synthesizers, e.g. in all communication, instrumentation, television and broadcast applications. A combination o f analogue and digital techniques results in an integrated
|
OCR Scan
|
PDF
|
HEF4750V
HEF4750V
HEF4751V.
HEF4751VJ
HEF475GV
HEF4751V
hef4751
|
