Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TIM 5F Search Results

    TIM 5F Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    CL 2181 ic

    Abstract: ez-kit 5 pin header connector 3m CL 2183 ic ADSP-2181
    Text: ANALOG DEVICES DSP Microcomputers ADSP-2181/ADSP-2183 FEA T U R ES P ER FO R M A N CE 30 ns Instruction Cycle Tim e @ 5.0 Volts 33 MIPS Sustained Perform ance 34.7 ns Instruction Cycle Tim e @ 3.3 Volts Single-Cycle Instruction Execution Single-Cycle Context Sw itch


    OCR Scan     		PDF ADSP-2100 128-Lead S-128 CL 2181 ic ez-kit 5 pin header connector 3m CL 2183 ic ADSP-2181

    Untitled

    Abstract: No abstract text available
    Text: & Microchip P I C 1 6 C 5 X EPROM-Based 8-Bit CMOS Microcontroller Series • Oscillator start-up tim er • W atchdog tim er WDT with its own on-chip RC oscillator for reliable operation • Security EPROM fuse for code-protection • Power saving SLEEP mode


    OCR Scan     		PDF 12-bit PIC16C54 PIC16C55 PIC16C56 PIC16C57 PIC16C54 PIC16C55 PIC16C57-RCI/S PIC16C54-LPE/SS

    Untitled

    Abstract: No abstract text available
    Text: Philips Semiconductors Product specification 8-bit microcontroller with D TM F generator, PCD3350A 256 bytes E E PR O M and real-time clock 8 REAL-TIM E CLOCK The Real Tim e Clock RTC consists of a 32 kHz crystal oscillator, a 32 kHz to 1 second or 1 minute divider chain,


    OCR Scan     		PDF PCD3350A

    Untitled

    Abstract: No abstract text available
    Text: ANALO G D E V IC E S Preliminary Technical Data FEATURES Fast 2.5 ms 14-Bit ADC Four Sim ultaneously Sampled Inputs Four Track/H old Am plifiers 0.35 ps Track/H old Acquisition Tim e 2.5 ps Conversion Tim e per Channel H W /S W Select of Channel Sequence for conversion


    OCR Scan     		PDF 14-Bit 100mW AD7865 rsD7865 AD7865 D7864s

    Untitled

    Abstract: No abstract text available
    Text: Features • • • • • • • • • • • • • • 16M Bit 1M x 16 Flash Memory 3.0 ± 10% Read/Write Random Access Tim e -1 0 0 ns Burst Access Tim e - 25 ns Sector Erase Architecture - Thirty 32K Word (64K Byte) Sectors with Individual W rite Lockout


    OCR Scan     		PDF 1030B--

    AM29C10

    Abstract: No abstract text available
    Text: Am29C332 CM O S 32-Bit Arithmetic Logic Unit ADVANCE INFO R M ATIO N Single Chip, 32-B it ALU Standard product supports 110 ns microcycle time for th e 32-bit data path. It is a com binatorial ALU with equal cycle tim e for all instructions. Speed S elect supports 80-ns system cycle tim e


    OCR Scan     		PDF Am29C332 32-Bit 80-ns WF023691 F023700 AM29C10

    PCM51JG V

    Abstract: STC-007 PCM51JG-V 96ad 809872 83DF PCM51JG PCM 1756 i7431 6B46
    Text: B U R R -B R O W N H H PCM51JG i D ESIG NED FOR A U D IO ci c. 16-Bit ° /A DIGITAL-TO-ANALOG CONVERTER -ft FEATURES • 16-BIT RESOLUTION • 350nsec SETTLING TIM E, typ I Model • 5/jsec SETTLING TIM E, typ (V Model) • 0.006% OF FSR MAX DIFFERENTIAL LINEARITY


    OCR Scan     		PDF PCM51JG 16-Bit 16-BIT 350nsec -15dB, STC-007 DAC71 PCM50 PCM51 PCM51JG V PCM51JG-V 96ad 809872 83DF PCM51JG PCM 1756 i7431 6B46

    Wiring Diagram ford s max

    Abstract: Wiring Diagram ford c max 0B2S applications for modified booth algorithm TTL116 AM29332A DA11 DS12 8 bit booth multiplier 64 bit booth multiplier
    Text: Am29332 32-Bit Arithmetic Logic Unit Single Chip, 32-B it ALU S upports 8 0 -9 0 ns m icrocycle tim e for the 32-bit data path. It is a com binatorial ALU with equal cy­ cle tim e fo r all instructions. Flow-through A rchitecture A com binatorial ALU with tw o input data ports and


    OCR Scan     		PDF Am29332 32-Bit 64-Bit WF023680 DAo-DA31, Wiring Diagram ford s max Wiring Diagram ford c max 0B2S applications for modified booth algorithm TTL116 AM29332A DA11 DS12 8 bit booth multiplier 64 bit booth multiplier

    d82L

    Abstract: ir3104
    Text: Am29332 DISTINCTIVE CHARACTERISTICS • • • Single Chip, 32-Bit ALU S upports 8 0 -9 0 ns m icrocycle tim e for the 32-bit data path. It is a com binatorial ALU w ith equal cy­ cle tim e fo r all instructions. Flow -through A rchitecture A com binatorial ALU with tw o input data ports and


    OCR Scan     		PDF Am29332 32-Bit WF023691 5000000O0OOOOT' WF023700 WF023710 d82L ir3104

    Untitled

    Abstract: No abstract text available
    Text: Am 29332 32-Bit Arithmetic Logic Unit • Single Chip, 32-Bit ALU Supports 8 0 -9 0 ns m icrocycle tim e fo r the 32-bit data path. It is a com binatorial ALU with equal cy­ cle tim e fo r all instructions. Flow -through A rchitecture A com binatorial ALU with tw o input data ports and


    OCR Scan     		PDF 32-Bit 32-bit WF023691 Y0-Y31

    pentium M 06D8

    Abstract: 36D6
    Text: ADVANCE M T58LC128K32/36D8 128K X 32/36 SYNCBURST SRAM I^ IIC Z R O N 128Kx 32/36 SRAM +3.3V SUPPLY, PIPELINED, SINGLE-CYCLE DESELECT AND SELECTABLE BURST MODE FEATURES • • • • • • • • F ast a ccess tim es: 4.5, 5, 6, 7, 8 and 9ns F ast O E # a ccess tim es: 4 .5 ,5 an d 6ns


    OCR Scan     		PDF T58LC128K32/36D8 MTMLC12SK32/36D0 pentium M 06D8 36D6

    D811

    Abstract: 811JR
    Text: High Performance Video Op Amp AD811 ANALOG DEVICES □ FEATURES High Speed 140 M H z Bandwidth 3 dB, G = +1 120 M H z Bandwidth (3 dB, G = +2| 35 M Hz Bandwidth (0.1 dB, G = +2) 2500 Vl fks S lew Rate 25 ns S ettling Tim e to 0.1% (For a 2 V Step) 65 ns S ettling Tim e to 0.01% (For a 10 V Step)


    OCR Scan     		PDF AD811 20-Pin F-20A) D811 811JR

    Untitled

    Abstract: No abstract text available
    Text: MITSUBISHI MICROCOMPUTERS .00 ^ M37902F8CGP, M37902F8CHP, M37902FCCGP, M37902FCCHP M37902FECGP, M37902FECHP, M37902FGCGP, M37902FGCHP M37902FHCGP, M37902FHCHP, M37902FJCGP, M37902FJCHP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DESCRIPTION • 1 2 -bit watchdog tim er


    OCR Scan     		PDF M37902F8CGP, M37902F8CHP, M37902FCCGP, M37902FCCHP M37902FECGP, M37902FECHP, M37902FGCGP, M37902FGCHP M37902FHCGP, M37902FHCHP,

    km62256blg

    Abstract: KM62256BL-7
    Text: KM62256BLKM62256BL-L CMOS SRAM 3 2 K X 8 Bit Static RAM FEATURES GENERAL DESCRIPTION • Fast A ccess Tim e 70,85,100,120 ns max. • Low Power Dissipation Standby (CMOS): 10^W (typ.) L-Version 5fiVt (typ.) LL-Version Operating : 35m W (typ.) • Single 5 V ± 10% Power Supply


    OCR Scan     		PDF KM62256BLKM62256BL-L KM62256BLP/BLP-L: 28-pin KM62256BLS/BLS-L: KM62256BLG/BLG-L: KM62256BL/BL-L 144-bit 300mil) km62256blg KM62256BL-7

    Untitled

    Abstract: No abstract text available
    Text: is t i January 7, 1998 RECTIFIER, up to 150V, 5A, 30ns 1N6079 1N6080 1N6081 5FF05 5FF10 5FF15 TEL805-498-2111 FAX:805-498-3804 W E B :http://www.semtech.com A X IA L LEADED HERMETICALLY SEALED SUPERFAST RECTIFIER DIODE Q UICK REFERENCE DATA Very low reverse recovery tim e


    OCR Scan     		PDF 1N6079 1N6080 1N6081 5FF05 5FF10 5FF15 TEL805-498-2111 5FF05

    Untitled

    Abstract: No abstract text available
    Text: MITSUBISHI MICROCOMPUTERS M37734M8BXXXFP SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER DESCRIPTION •In te rru p ts . 19 types, 7 levels The M37734M8BXXXFP is a single-chip microcomputer using the •Multiple-function 16-bit tim e r. 5 + 3


    OCR Scan     		PDF M37734M8BXXXFP 16-BIT M37734M8BXXXFP

    24M quartz crystal

    Abstract: LXMS 31 009 LXMS 31 011 quartz 24M 1AD4 001C ADSP-2100 ADSP-2181 ADSP-2189M 0x0000-0x1FFF
    Text: ANALOG DEVICES FEATURES PERFORMANCE 13.3 ns Instruction Cycle Tim e @ 2.5 V olts Internal , 75 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture Allow s Dual Operand Fetches in Every Instruction Cycle


    OCR Scan     		PDF ADSP-2189M ADSP-2100 ADSP-2189MKST-300 100-Lead ST-100 ADSP-2189MBST-266 24M quartz crystal LXMS 31 009 LXMS 31 011 quartz 24M 1AD4 001C ADSP-2181 ADSP-2189M 0x0000-0x1FFF

    1AD4

    Abstract: 001C A0-A21 AD1847 ADSP-2100 ADSP-2181 ADSP-2184L
    Text: ANALOG DEVICES FEATURES PERFORMANCE 25 ns Instruction Cycle Tim e 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture A llow s Dual Operand Fetches in Every Instruction Cycle M ultifunction Instructions


    OCR Scan     		PDF ADSP-2184L ADSP-2100 100-Lead ST-100) ADSP-2184LBST-160 ST-100 1AD4 001C A0-A21 AD1847 ADSP-2181 ADSP-2184L

    il6c

    Abstract: No abstract text available
    Text: ANALOG DEVICES Preliminary Technical Data FEATURES PERFORMANCE 25 ns Instruction Cycle Tim e 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture A llow s Dual Operand Fetches in Every Instruction Cycle


    OCR Scan     		PDF ADSP-2100 ST-100 ADSP-2184LBST 100-Lead ST-100) il6c

    adsp 2186 instruction set

    Abstract: ka 2186 quartz kds klb x5 LQFP-100 footprint 001C ADSP-2100 ADSP-2181 ADSP-2186 2186B
    Text: ANALOG DEVICES FEATURES PERFORMANCE 25 ns Instruction Cycle Tim e 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture A llow s Dual Operand Fetches in Every Instruction Cycle M ultifunction Instructions


    OCR Scan     		PDF ADSP-2100 adsp 2186 instruction set ka 2186 quartz kds klb x5 LQFP-100 footprint 001C ADSP-2181 ADSP-2186 2186B

    Untitled

    Abstract: No abstract text available
    Text: ANALOG DEVICES Preliminary Technical Data FEATURES PERFORMANCE 25 ns Instruction Cycle Tim e 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture A llow s Dual Operand Fetches in Every Instruction Cycle


    OCR Scan     		PDF ADSP-2100 100-Lead ST-100)

    Untitled

    Abstract: No abstract text available
    Text: ANALOG DEVICES FEATURES PERFORMANCE 25 ns Instruction Cycle Tim e 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture A llow s Dual Operand Fetches in Every Instruction Cycle M ultifunction Instructions


    OCR Scan     		PDF ADSP-2100 100-Lead ST-100)

    2184S

    Abstract: No abstract text available
    Text: ANALOG DEVICES Preliminary Technical Data FEATURES PERFORMANCE 25 ns Instruction Cycle Tim e 40 MIPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture A llow s Dual Operand Fetches in Every Instruction Cycle


    OCR Scan     		PDF ADSP-2100 100-Lead ST-100) P3418 2184S

    Untitled

    Abstract: No abstract text available
    Text: ANALOG DEVICES FEATURES PERFORMANCE 30 ns Instruction Cycle Tim e 33 M IPS Sustained Performance Single-Cycle Instruction Execution Single-Cycle Context Switch 3-Bus Architecture A llow s Dual Operand Fetches in Every Instruction Cycle M ultifunction Instructions


    OCR Scan     		PDF ADSP-2100 ST-100 ST-100 100-Lead ST-100)