Untitled
Abstract: No abstract text available
Text: Preliminary Data Sheet July 2000 T8535/T8536 Quad Programmable Codec Features • 5 V operation ■ Per-channel programmable gains, equalization, termination impedance, and hybrid balance ■ Programmable µ-law, or A-law modes — Up to 256 time slots per frame
|
Original
|
T8535/T8536
DS00-377ALC
DS00-309ALC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Preliminary Data Sheet September 2000 T8535A/T8536A Quad Programmable Codec Features • 5 V operation ■ Per-channel programmable gains, equalization, termination impedance, and hybrid balance ■ Programmable µ-law, linear, or A-law modes — Up to 256 time slots per frame
|
Original
|
T8535A/T8536A
DS00-339ALC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CS4350 192-kHz Stereo DAC with Integrated PLL Features Advanced multibit delta-sigma architecture 109 dB dynamic range -91 dB THD+N Popguard technology for control of clicks and pops Hardware popguard disable for fast startups Supports all standard serial audio formats
|
Original
|
CS4350
192-kHz
24-bit
DS691F2
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CS4349 192-kHz DAC with Volume Control and 1 Vrms @ 3.3 V Features Advanced multibit delta–sigma architecture Supports all standard serial audio formats including time-division multiplexed TDM 101 dB dynamic range +3.3 V or +5.0 V analog supply
|
Original
|
CS4349
192-kHz
24-bit
DS782F2
|
PDF
|
Am79212
Abstract: DA79 LCP150S
Text: Am79212/Am79C202 Advanced Subscriber Line Interface Circuit ASLIC Device Advanced Subscriber Line Audio-Processing Circuit (ASLAC™) Device DISTINCTIVE CHARACTERISTICS • Performs all of the functions of a CODEC-Filter ■ Single channel architecture
|
Original
|
Am79212/Am79C202
Am79212
DA79
LCP150S
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CP3UB17 www.ti.com SNOSCX6A – APRIL 2005 – REVISED DECEMBER 2013 CP3UB17 Reprogrammable Connectivity Processor with USB Interface Check for Samples: CP3UB17 1 GENERAL DESCRIPTION The CP3UB17 connectivity processor combines a powerful RISC core with on-chip SRAM and Flash
|
Original
|
CP3UB17
CP3UB17
|
PDF
|
ras 0610 relay
Abstract: relay sm1 SH7712 RBL 43 P 530 SE SH7710 S273S
Text: User's Manual 32 The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text. SH7710, SH7712, SH7713 Group User’s Manual: Hardware Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine Family / SH7700 Series
|
Original
|
SH7710,
SH7712,
SH7713
32-Bit
SH7700
SH7710
SH7712
HD6417710
HD6417712
ras 0610 relay
relay sm1
RBL 43 P 530 SE
S273S
|
PDF
|
NAU8812
Abstract: AEC-Q100 TS16949 BTL POWER AMPLIFIER ic 4558 analog mems microphone NAU-8 microphone electret ecm 4f voltage of ic 4558 audio 0X049 mems mic
Text: NAU8812 Mono Audio Codec with Speaker Driver emPowerAudio 1. GENERAL DESCRIPTION The NAU8812 is a cost effective and low power wideband MONO audio CODEC. It is designed for voice telephony related applications. Functions include Automatic Level Control ALC with noise gate, PGA, standard audio interface
|
Original
|
NAU8812
NAU8812
AEC-Q100
TS16949
BTL POWER AMPLIFIER ic 4558
analog mems microphone
NAU-8
microphone electret ecm 4f
voltage of ic 4558 audio
0X049
mems mic
|
PDF
|
IC51-1324-828
Abstract: IDT723612
Text: IDT723612 CMOS SyncBiFIFO 64 x 36 x 2 Integrated Device Technology, Inc. • • • • Low-power advanced CMOS technology Supports clock frequencies up to 67 MHz Fast access times of 10ns Available in 132-pin plastic quad flat package PQF or space-saving 120-pin thin quad flat package (TQFP)
|
Original
|
IDT723612
132-pin
120-pin
PN120-1)
PQ132-1)
72V3612
IC51-1324-828
IDT723612
|
PDF
|
Untitled
Abstract: No abstract text available
Text: OsnaraHoa tfShoat Ki prior y l i M m i KonwoBoa In H Mk teJ » M B ^ r a g o « iM l * that no right la gwM 0 0 .6 0 TOLERANCE + / - 0 . 0 3 Customer drawing 4 3 2_ ^_ I_ 1 REVISIONS SYM DATE DESCRIPTION ECN 1 APPROVED
|
OCR Scan
|
177TW
/07/tM
U77TWA7W2PP3SY4R
|
PDF
|
Untitled
Abstract: No abstract text available
Text: OsnaraHoa tfShoat Ki prior y l i M m i KonwoBoa In H Mk teJ » M B ^ r a g o « iM l * that no right la gwM RECOMMENDED P.C.B LAYOUT TOLERANCE + / - 0 . 0 3 Customer drawing 4 3 2 _ 1_ REVISIONS SYM DESCRIPTIO N ECN DATE New release 1 0 1 /2 0 /1 0
|
OCR Scan
|
L77HDE15SD1CH4FVGA
|
PDF
|
Untitled
Abstract: No abstract text available
Text: OsnaraHoa tfShoat Ki prior y l i M m i KonwoBoa In H Mk teJ » M B ^ r a g o « iM l * that no right la gwM 7 8 -0 1 .0 2 - 0 3 .0 5 o -< /- 0 0 -0-0—0 -0 —O-0-0— 0 -0 —0 0 - 0 —0-0— 0 -0 0 -0 — 0 0 -0 — 0 -0 — 0 0 -0 — 0 -0 — 0 0 -0 —
|
OCR Scan
|
07/I0B
L717HDD78P0L2C309
|
PDF
|
BO-35
Abstract: CY7C43622 CY7C43632 CY7C43642 CY7C43662 CY7C43682 BO35 AQ35 bq35
Text: • CY7C 43622 C Y 7C 43632/C Y 7C 43642 C Y 7C 43662/C Y 7C 43682 ¡o x o w m . m p' rVv^ ' YX xP XR F ^ P R E L IM IN A R Y 256/512/1 K/4K/16K x36 x2 Bidirectional Synchronous FIFO Features F ully as yn ch ro n o u s and sim u ltan eo u s read an d w rite
|
OCR Scan
|
CY7C43622
CY7C43632/CY7C43642
CY7C43662/CY7C43682
256x36x2
CY7C43622)
512x36x2
CY7C43632)
Kx36x2
CY7C43642)
4Kx36x2
BO-35
CY7C43622
CY7C43632
CY7C43642
CY7C43662
CY7C43682
BO35
AQ35
bq35
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3 VOLT CMOS SyncBiFlFO WITH BUS-MATCHING 256 x 36 x 2, 512 x 36 x 2, 1,024x36x2 Integrated Device Technology, Inc. PRELIMINARY IDT72V3624 IDT72V3634 IDT72V3644 • M aster R eset clears d ata and configures FIFO, Partial R eset clears data but retains configuration settings
|
OCR Scan
|
024x36x2
IDT72V3624
IDT72V3634
IDT72V3644
128-pin
T723624/723634/723644
PK128-1)
72V3624
72V3634
72V3644
|
PDF
|
|
|
Untitled
Abstract: No abstract text available
Text: CMOS Clocked FIFO With Bus Matching and Byte Swapping IDT723613 64x36 Integrated Device Technology, Inc. FEATURES: • Free-running CLKA and CLKB may be asynchronous or coincident permits simultaneous reading and writing of data on a single clock edge • 64 x 36 storage capacity FIFO buffering data from Port A
|
OCR Scan
|
IDT723613
64x36
36-bits
18-bits
00S742b
IDT723613
PN120-1)
PQ132-1)
3145drw21
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ggSi'x jjûfey CMOS SyncBiFIFO 256 x 36 x 2, 512 x 36 x 2, 1024x36x2 IDT723622 ¡DT723642 Integrated Device Technology, Inc. Advance inform ation for the IDT723622 Final for the IDT723632 Advance inform ation for the IDT723642 FEATURES: • Free-running CLKA and CLKB m ay be asynchronous or
|
OCR Scan
|
1024x36x2
IDT723622
DT723642
IDT723632
IDT723642
Microprocw20
4A25771
IDT723622/723632/723642
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS SyncBiFlFO 256x36x2, 512x36x2, 1,024x36x2 IDT723622 IDT723632 IDT723642 Hhtegiated Devize Technology, lie . NOTE: There is an errata notice on the last page and the corrections have been incorporated into this document. FEATURES: • Free-running C LK A and CLKB may be asynchronous or
|
OCR Scan
|
256x36x2,
512x36x2,
024x36x2
IDT723622
IDT723632
IDT723642
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS SyncFIFO IDT723611 64x36 Integrated Device Technology, Inc. FEATURES: • Free-running CLKA and CLKB may be asynchronous or coincident permits simultaneous reading and writing of data on a single clock edge • 64 x 36 storage capacity • Synchronous data buffering from Port A to Port B
|
OCR Scan
|
IDT723611
64x36
0020n3
IDT723611
0020n4
|
PDF
|
Untitled
Abstract: No abstract text available
Text: In te g ra te d D e v i e T e d h n o Jo g y , lie . CMOS Triple Bus SyncFlFO1 With Bus-Matching 256 x 36 x 2, 512 x 36 x 2, 1024x36x2 PRELIMINARY IDT723626 IDT723636 IDT723646 NOTE: There are two errata notices at the end of this data sheet. The May 20 errata describes corrections that have
|
OCR Scan
|
1024x36x2
IDT723626
IDT723636
IDT723646
18-bit
18-bits
|
PDF
|
Untitled
Abstract: No abstract text available
Text: CMOS SyncBiFlFO WITH BUS MATCHING AND BYTE SWAPPING 64 x 36 x 2 IDT723614 Integrated Device Technology, Inc. FEATURES: • Free-running CLKA and CLKB can be asynchronous or coincident simultaneous reading and writing of data on a single clock edge is permitted
|
OCR Scan
|
IDT723614
36-bits
18-bits
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 3.3 VOLT CMOS CLOCKED FIFO WITH BUS-MATCHING AND BYTE SWAPPING 64 x 36 • Passive parity checking on each Port • Parity Generation can be selected for each Port • Available in 132-pin plastic quad flat package PQF , or space saving 120-pin thin quad flat package (TQFP)
|
OCR Scan
|
132-pin
120-pin
IDT723613
IDT72V3613
83MHz
com/docs/PSC4036
com/docs/PSC4021
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Integrated Device Technology, Inc. CMOS Sync BiFlFO With Bus-Matching 256x36x2, 512x36x2, 1,024x36x2 PRELIMINARY IDT723624 IDT723634 IDT723644 NOTE: There is an errata notice on the last page and the corrections have not been incorporated into this document.
|
OCR Scan
|
256x36x2,
512x36x2,
024x36x2
IDT723624
IDT723634
IDT723644
2S771
|
PDF
|
Untitled
Abstract: No abstract text available
Text: |dy Integrated Dev ice Technology, Inc. CMOS Triple Bus SyncFlFO With Bus-Matching 256 x 36 x 2, 512 x 36 x 2, 1024x36x2 PRELIMINARY I D T y iii ll IDT723646 FEATURES: • Memory storage capacity: IDT723626-256 x 36 x 2 IDT723636-512 x 3 6 x 2 IDT723646-10 2 4 x 3 6 x 2
|
OCR Scan
|
1024x36x2
IDT723646
IDT723626-256
IDT723636-512
IDT723646-10
36-bit
18-bit
IDT723626/723636/723646
PK128-1)
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Integrated Device TechnoJogy, lie. PRELIMINARY IDT723624 IDT723634 IDT723644 CMOS Sync BiFlFO With Bus-Matching 256 x 36 x 2, 512 x 36 x 2, 1024x36x2 NOTE: There is an errata notice on the last page and the corrections have not been incorporated into this document.
|
OCR Scan
|
IDT723624
IDT723634
IDT723644
1024x36x2
|
PDF
|
