vecon
Abstract: AX161 sab vecon 80C166 C161 C165 C167 HITEX TELETEST 16 GCC166 SAB80C167
Text: Hitex Development Tools AX161 Page 2-3 AX166 Page 4-9 ICE/connect Bondout Emulation @ Page 10-11 Page 12-13 More Hitex Online Information: Internet http://www.hitex.de E-Mail Team.166@hitex.de AX161 Professional Dedica ted Emula tion Dedicated Emulation System
|
Original
|
PDF
|
AX161
AX166
AX161
GCC166
vecon
sab vecon
80C166
C161
C165
C167
HITEX TELETEST 16
GCC166
SAB80C167
|
CYPRESS an2233a
Abstract: water level sensor schematic diagram csr schematic Capacitive touch waterproof project on water level control CY3213A-CapSense AN2407 an2408 CYPRESS an2394 CY8C24x94 hardware
Text: Application Note AN2408 Migrating from CSR to CSD Author: Ted Tsui Associated Project: No Associated Part Family: CY8C21x34, CY8C24x94 GET FREE SAMPLES HERE Software Version: PSoC Designer 4.3 + New User Module Extension Pack Associated Application Notes: AN2041, AN2233a, AN2292… See last page for complete list.
|
Original
|
PDF
|
AN2408
CY8C21x34,
CY8C24x94
AN2041,
AN2233a,
AN2292.
CYPRESS an2233a
water level sensor schematic diagram
csr schematic
Capacitive touch waterproof
project on water level control
CY3213A-CapSense
AN2407
an2408
CYPRESS an2394
CY8C24x94 hardware
|
KIT240-7
Abstract: touch DISK240 KIT240-7C KIT240-7CTP KIT240-7LEDTP KIT240-7LWTP 144X104
Text: EA KIT240-7 June 2004 CONTROL PANEL WITH FONTS, GRAPHICS COMMANDS AND MACROS ted l a r ne eg I n t h pa c Tou TECHNICAL DATA * * * * * * * * * * * * * EA KIT240-7CTP Dimensions 144x104mm LCD GRAPHIC DISPLAY WITH MANY GRAPHICS FUNCTIONS AND FONTS 240x128 PIXELSWITH CFL ILLUMINATION, BLUE NEGATIVE RECOMMENDED
|
Original
|
PDF
|
KIT240-7
KIT240-7CTP
144x104mm
240x128
PANELWITH10x6
V/700mA
/1200mA
RS-232
KIT240-7
touch
DISK240
KIT240-7C
KIT240-7CTP
KIT240-7LEDTP
KIT240-7LWTP
144X104
|
240x128
Abstract: KIT240-7 lcd 240x128 LCD 240x128 interfacing and programming DISK240 KIT240-7C KIT240-7CTP KIT240-7LEDTP KIT240-7LWTP 8x8 font
Text: EA KIT240-7 02.2004 CONTROL PANEL WITH FONTS, GRAPHICS COMMANDS AND MACROS ted l a r ne eg I n t h pa c Tou TECHNICAL DATA * * * * * * * * * * * * * EA KIT240-7CTP Dimensions 144x104mm LCD GRAPHIC DISPLAY WITH MANY GRAPHICS FUNCTIONS AND FONTS 240x128 PIXELSWITH CFL ILLUMINATION, BLUE NEGATIVE RECOMMENDED
|
Original
|
PDF
|
KIT240-7
KIT240-7CTP
144x104mm
240x128
PANELWITH10x6
V/700mA
/1200mA
RS-232
KIT240-7
lcd 240x128
LCD 240x128 interfacing and programming
DISK240
KIT240-7C
KIT240-7CTP
KIT240-7LEDTP
KIT240-7LWTP
8x8 font
|
schematic diagram lcd tv tuner box
Abstract: receiver 8psk schematic diagram circuit diagram of philips USB satellite receiver schematic multiplexer satellite modem Japan b-cas card schematic diagram of cable TV decoder dtv schematic diagram CY24488 picture of processing section of a DTV receiver cypress Date Code Formats
Text: Timing Requirements and Solutions In Digital TV Systems ANC0003 Author: Chris Martin and Ted Takehara Associated Project: No Associated Part Family: Programmable Clocks Software Version: None Associated Application Notes: None Application Note Abstract ANC0003 provides an overview of a standard digital television DTV system with regards to typical clock requirements. The
|
Original
|
PDF
|
ANC0003
ANC0003
schematic diagram lcd tv tuner box
receiver 8psk schematic diagram
circuit diagram of philips USB satellite receiver
schematic multiplexer satellite modem
Japan b-cas card
schematic diagram of cable TV decoder
dtv schematic diagram
CY24488
picture of processing section of a DTV receiver
cypress Date Code Formats
|
AN2026a
Abstract: AN2014
Text: ISSP with Pull Up Resistor AN15050 Author: David Qin, Ted Tsui Associated Project: No Associated Part Family: CY8C21x34 Software Version: PSoC Designer 5.0 Associated Application Notes: AN2026a, AN2014 Application Note Abstract This application note describes issues that occur when ISSP and I2C are implemented in the same port. Although you should
|
Original
|
PDF
|
AN15050
CY8C21x34
AN2026a,
AN2014
AN2026a
AN2014
|
OSD Displays circuit analysis
Abstract: 6-Channel Audio decoder dtv caption TDA1305 equivalent Viterbi Trellis Decoder TDA8960 MPEG-2 SD set top box pc control using tv remote TriMedia TM-1000 Tuner I2C program
Text: TriM edia DTV Reference Platform P r o g r a m m a b l e Solutions for TV, Set-top, and PC Products In just a few years, the move to full digital broadcasting will make movie-quality pictures and sound possible on TV screens in almost every living room. Driven to be the first to bring new ATSC
|
Original
|
PDF
|
468037/3K/FP/4pp/0198
OSD Displays circuit analysis
6-Channel Audio decoder
dtv caption
TDA1305 equivalent
Viterbi Trellis Decoder
TDA8960
MPEG-2 SD set top box
pc control using tv remote
TriMedia TM-1000
Tuner I2C program
|
Descrambler
Abstract: vhdl code scrambler SMPTE-292 design of scrambler and descrambler testbench verilog ram 16 x 8 vhdl code for All Digital PLL vhdl code for scrambler descrambler capacitor 100N k100 parallel scrambler EP1C4F324C8
Text: SMPTE 292M Scrambler/Descrambler IP Core AN4052 Beta Release INTRODUCTION . 2
|
Original
|
PDF
|
AN4052
Descrambler
vhdl code scrambler
SMPTE-292
design of scrambler and descrambler
testbench verilog ram 16 x 8
vhdl code for All Digital PLL
vhdl code for scrambler descrambler
capacitor 100N k100
parallel scrambler
EP1C4F324C8
|
JESD-71
Abstract: stapl EPC16 EPM240 M240 altera epm 570 EPF10K10A 20k400 jam player m9320
Text: AN 425: Using the Command-Line Jam STAPL Solution for Device Programming July 2009 AN-425-3.0 This application note describes Altera’s programming and configuration support using Jam Standard Test and Programming Language STAPL for in-system programming (ISP)
|
Original
|
PDF
|
AN-425-3
JESD-71
stapl
EPC16
EPM240
M240
altera epm 570
EPF10K10A
20k400
jam player
m9320
|
Untitled
Abstract: No abstract text available
Text: IDT79RC4640 Low-Cost Embedded 64-bit RISController w/ DSP Capability HDWXU WXUHV ◆ ◆ High-performance embedded 64-bit microprocessor – 64-bit integer operations – 64-bit registers – Based on the MIPS RISC Architecture – 100MHz, 133MHz, 150MHz, 180MHz, 200MHz and 267MHz
|
Original
|
PDF
|
64-bit
IDT79RC4640TM
100MHz,
133MHz,
150MHz,
180MHz,
200MHz
|
fuzzy logic control microchip
Abstract: picstart plus FUZZY pic MICROCONTROLLER universal programmer for pic microcontroller pic16 PIC14000 PIC16C711 PIC16C52 PIC16C84A PIC16C5X
Text: RU S N D ev Low-cost Development Kit Supports PIC14000, PIC16/17 MCUs d on me nt PICSTART Plus UNDE R te e l o I n t e g r an v ir p m ent E Features: Co mp lia nt • Operates with PC-compatible host system running Windows under MPLAB environment ■ Reads, programs, verifies EPROM
|
Original
|
PDF
|
PIC14000,
PIC16/17
DS51034A
fuzzy logic control microchip
picstart plus
FUZZY pic MICROCONTROLLER
universal programmer for pic microcontroller
pic16
PIC14000
PIC16C711
PIC16C52
PIC16C84A
PIC16C5X
|
R3051
Abstract: R3081
Text: Evaluation Boards Vigilant Technologies SlotSaver 3000 Standard Features ❏ Supports four on-board Industry Pack I/O modules through 16MByte/second local bus ❏ I/O modules may be controlled by resident software, or from the host system CPU ❏ Unique control software provides high
|
Original
|
PDF
|
16MByte/second
32MHz
256KB
148th
R3051
R3081
|
C3591
Abstract: R3041
Text: : « • ' " S P IDT79R3041 IDT79RV3041 IDT79R3041 IN TEG RA TED RISController™ FOR LO W -CO ST SYSTEM S Integrated D e vice T ech no logy, Inc. FEATURES: Double-frequency clock input 16.67MHz, 20MHz, 25MHz and 33MHz operation 20MIPS at 25MHz Low cost 84-pin PLCC packaging
|
OCR Scan
|
PDF
|
IDT79R3041â
IDT79R3041
IDT79RV3041
IDT79R3000A
32-bit
84-Pin
10O-Pin
67MHz
00MHz
C3591
R3041
|
K140MA1
Abstract: K190KT2 K174YH7 K554CA2 k159ht1 hj3h 190KT2 transistor k513 K190KT1 K159
Text: HHfErPAIIbHbli NHKPOCXENbl INTEGRATED MICROCIRCUITS MHTETPAJlbHblE MklKPOCXEMbl IN TEG R A TED M ICRO CIRCU ITS M acTb Partii II AH AJIOrOBblE M HTETPAJlbHblE MklKPOCXEM bl IN TEGRATED ANALOG M ICRO CIRCUITS 3 ne«TpoHHan npoHbim neMHocTb C C C P - oamh mi xpynHeHuiHX b MMpe npoMJBOAHTeneü BbicoKoxanecTBeHHbix M3 AenMM jneKTpoHHoM tcxhm km , KoTopbie b HaCToMLijee sperm
|
OCR Scan
|
PDF
|
766b/6o
16pins
55max
2263M
K140MA1
K190KT2
K174YH7
K554CA2
k159ht1
hj3h
190KT2
transistor k513
K190KT1
K159
|
|
|
free stk ic
Abstract: No abstract text available
Text: XL-8220 PROCESSOR DATA BOOK PRELIMINARY DATA March 1990 Chapter 1. Overview 1.1. Features C O ST -EFFEC T IV E P R IN TE R PR O C ESSO R IN T EG R A TED SY ST EM FU N C T IO N S 32-bit RISC processor for PostScript-language page printers Zero-glue D R A M memory controller
|
OCR Scan
|
PDF
|
XL-8220
32-bit
096-byte
512-byte
L-8220
free stk ic
|
Untitled
Abstract: No abstract text available
Text: NEC Data Sheet M O S IN TEG R A TED C IR C U IT juP D 78323 A , 7 8 3 2 4 (A ) 16/8-B IT SING LE-C H IP M IC R O C O M P U TE R Description The /xPD78324(A) is a 16/8-bit single-chip microcomputerthat incorporates a high-performance 16-bit CPU. The /iPD78324(A) is one of 78K/III series. The internal capacity
|
OCR Scan
|
PDF
|
16/8-B
/xPD78324
16/8-bit
16-bit
/iPD78324
78K/III
PD78322
ThepPD78324
32K-byte
1024-byte
|
Catch-22
Abstract: MELPS-740 LSI20
Text: Solving the Software Safety Paradox Embedded systems running safety-critical applications have a quandary. How can the software know that it's operating correctly? Can a malfunctioning system diagnose itself and either correct the problem or halt itself? This article examines some techniques that allow the software to monitor itself, with a bias toward those tech
|
OCR Scan
|
PDF
|
Catch22,
Catch-22
MELPS-740
LSI20
|
Untitled
Abstract: No abstract text available
Text: L a ttÌC e * ; c o ip o ? a nt?oUnC t0 r is p L S r 2 0 6 4 V E 3-3V In-System Programmable High Density SuperFAST PLD Functional Block Diagram Features • SuperFAST HIGH DENSITY PROGRAMMABLE LOGIC — — — — — • • • • 2000 PLD Gates 64 and 32 I/O Pin Versions, Four Dedicated Inputs
|
OCR Scan
|
PDF
|
200MHz
Freque44
100-Pin
100-Ball
|
Untitled
Abstract: No abstract text available
Text: F lash 3 7 0 Wf • Flash erasable CMOS CPLDs • High density — 3 2 —256 macrocells — 3 2 -1 9 2 I/O pins — M ultiple clock pins • Warp2 — Low-cost, text-based design tool. PLD compiler — IEEE 1076-compliant VHDL — Available on PC and Sun platforms
|
OCR Scan
|
PDF
|
1076-compliant
CY7C375
160-pin
CY7C374/5.
|
z8000cpu
Abstract: Z8000 Z8001 Z8002 Z8010 Z8000A CPU Zilog z8000 manual rs001s
Text: Z8000 CPU Technical Manual » 7 ^ 1 • 7 il • 7 -i1 ZilOQ fable of Contents 1.1 1.2 1.3 Introduction . 1-1 G eneral O rg a n iz a tio n . . . . 1-1
|
OCR Scan
|
PDF
|
Z8000
C8002-0291
z8000cpu
Z8001
Z8002
Z8010
Z8000A
CPU Zilog
z8000 manual
rs001s
|
fuse 9 BJE 41
Abstract: i2032VE fuse 9 BJE 69
Text: Lattica I Semiconductor I Corporation ispLSI 2032VE 3.3V In-System Programmable High Density SuperFAST PLD Functional Block Diagram Features SuperFAST HIGH DENSITY IN-SYSTEM PROGRAMMABLE LOGIC n - — — — — — 1000 PLD Gates 32 I/O Pins, Two Dedicated Inputs
|
OCR Scan
|
PDF
|
2032VE
2032E
2-0041/2032VE
fuse 9 BJE 41
i2032VE
fuse 9 BJE 69
|
MC68020 Minimum System Configuration
Abstract: MC68882 MC68881 M68000 64 pin MC68020 M68000 MC68000 MC68008 MC68010 MC68030
Text: MOTOROLA SEMICONDUCTOR TECHNICAL DATA MC68882 Technical Sum m ary HCMOS Enhanced Floating-Point Coprocessor The MC68882 floating-point coprocessor fully implements the IEEE Standard for Binary Floating-Point A rithm etic 754 for use with the Motorola M68000
|
OCR Scan
|
PDF
|
MC68882
MC68882
M68000
MC68881,
MC68881.
MC68020/MC68030
32-bit
68-LEAD
MC68020 Minimum System Configuration
MC68881
M68000 64 pin
MC68020
MC68000
MC68008
MC68010
MC68030
|
D203S
Abstract: design of spy ear D147d 6805 motorola
Text: USER’S MANUAL L I M I T E D W A R R A N T Y O N M E D I A AN ! R E P L A C E M E N T If > o u d is c o v e r p h y s ic a l d e fe c ts in th e m a n u als d is tr ib u te d w ith an A p tro n ix p ro d u c t o r in the m e d ia o n '.v h ich a s o f tw a r e p r o d u c i is d i s m b u te d . A p m im x •witt T ep \a ce th e m e d ia o r m a n u a ls
|
OCR Scan
|
PDF
|
fo199
D203S
design of spy ear
D147d
6805 motorola
|
Z8010
Abstract: Z8002 Z8003 Z8090 86dec z8000 microprocessor zilog Z8000 Z8001 Z8000A z8000cpu
Text: Oi Z8000 Z8000 CPU User's Reference M anual Z8000 CPU User's Reference M anual •t : i T i l ■7-nA / t Zilog Prentice-Hall, Inc., Englewood Cliffs, New Jersey 07632 L ib r a r y o f C o n g ress C a ta lo g in g in P ublication Data M ain entry u nder title:
|
OCR Scan
|
PDF
|
Z8000
Z8000
Z55Z15
16-bit
Z8010
Z8002
Z8003
Z8090
86dec
z8000 microprocessor zilog
Z8001
Z8000A
z8000cpu
|