Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    TDS 3553 Search Results

    TDS 3553 Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    EV-ADF4355-3SD1Z Analog Devices Evaluation Board Visit Analog Devices Buy
    LTC3553EUD#PBF Analog Devices uP USB Pwr Manager With Li-Ion Visit Analog Devices Buy
    ADF4355-3BCPZ-RL7 Analog Devices 6.6GHz PLL with integrated VCO Visit Analog Devices Buy
    ADF4355-3BCPZ Analog Devices 6.6GHz PLL with integrated VCO Visit Analog Devices Buy
    LTC3553EUD-2#TRPBF Analog Devices uP USB Pwr Manager w/ Li-Ion C Visit Analog Devices Buy

    TDS 3553 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    S1D17A03

    Abstract: S1D17A03D00B S1D17A04 MF1415-04
    Text: MF1415-04 S1D17A03 Series Rev. 1.0a Seiko Epson Corporation 2002, All rights reserved. Rev. 1.0a SED1575 Series Contents 1. DESCRIPTION . 1


    Original
    PDF MF1415-04 S1D17A03 SED1575 S1D17A03 S1D17A03D00B S1D17A04 MF1415-04

    NJU3503

    Abstract: NJU3553 NJU3553L NJU3553M SDIP28 SDMP30
    Text: NJU3553 PRELIMINARY 4-BIT SINGLE CHIP OTP MICRO CONTROLLER • PACKAGE OUTLINE ■ GENERAL DESCRIPTION The NJU3553 is the C-MOS 4-bit Single Chip OTP type Micro Controller with programmable Flash Memory. It is completely compatible with the NJU3503 in function


    Original
    PDF NJU3553 NJU3553 NJU3503 NJU3553L NJU3553M NJU3553L NJU3553M SDIP28 SDMP30

    NJU3503

    Abstract: NJU3553 NJU3553L NJU3553M SDIP28 SDMP30
    Text: NJU3553 PRELIMINARY 4-BIT SINGLE CHIP OTP MICRO CONTROLLER • PACKAGE OUTLINE ■ GENERAL DESCRIPTION The NJU3553 is the C-MOS 4-bit Single Chip OTP type Micro Controller with programmable Flash Memory. It is completely compatible with the NJU3503 in function


    Original
    PDF NJU3553 NJU3553 NJU3503 NJU3553L NJU3553M NJU3553L NJU3553M SDIP28 SDMP30

    tms 3755

    Abstract: Y104 0.1UF d313 y111 Y315 4511 gm bs 6746 Y245 diode IN 4007 YJ Y316 SPLC563A-P
    Text: S PLC563A SP 320-Channel Low-Voltage Segment Driver for Dot-Matrix STN Liquid Crystal Display Preliminary JUL. 12, 2001 Version 0.1 SUNPLUS TECHNOLOGY CO. reserves the right to change this documentation without prior notice. Information provided by SUNPLUS TECHNOLOGY


    Original
    PDF SPLC563A 320-Channel tms 3755 Y104 0.1UF d313 y111 Y315 4511 gm bs 6746 Y245 diode IN 4007 YJ Y316 SPLC563A-P

    S1D17A04

    Abstract: S1D17A04D00B ddh 303 l S1D17A04D00B000
    Text: MF1417-04 S1D17A04 Series Rev. 1.0a Seiko Epson Corporation 2002, All rights reserved. Rev.1.0a SED1575 Series Contents 1. DESCRIPTION . 1


    Original
    PDF MF1417-04 S1D17A04 SED1575 P160um) S1D17A04D00B ddh 303 l S1D17A04D00B000

    3553M

    Abstract: AIN4 NJU3503 NJU3553 NJU3553L NJU3553M SDIP28 SDMP30 PE-2
    Text: NJU3553 暫定資料 OTP 版 4 ビット 1 チップ マイクロコントローラ • 概 ■ 外 要 形 NJU3553 は電気的書き込み可能な Flash メモリを内蔵 した OTP 版 ワンタイム PROM です。 機能及びピンは NJU3503 とコンパチブルです。


    Original
    PDF NJU3553 NJU3503 NJU3553L NJU3553M SDIP28 SDMP30 3553M AIN4 NJU3503 NJU3553 NJU3553L NJU3553M SDMP30 PE-2

    FPC CONNECTOR 0.3mm 40pin

    Abstract: T-55343GD035JU-LW-AEN hx8238 HX8238-A optrex DB21 EZ 742 TOPCON BM-5
    Text: LCD Module Technical Specification 液晶表示モジュール仕様書 First Edition 初版作成 Aug.8, 2008 Final Revision 最終改訂 * T-55343GD035JU-LW-AEN Type No. Customer : OPTREX STANDARD / オプトレックス スタンダード Customer's Product No :


    Original
    PDF T-55343GD035JU-LW-AEN FPC CONNECTOR 0.3mm 40pin T-55343GD035JU-LW-AEN hx8238 HX8238-A optrex DB21 EZ 742 TOPCON BM-5

    Untitled

    Abstract: No abstract text available
    Text: GS9074A HD-LINX II Adaptive Cable Equalizer Features Description • SMPTE 259M compliant • Automatic cable equalization • Multi-standard operation from 143Mb/s to 360Mb/s The GS9074A is a second-generation high speed BiCMOS integrated circuit designed to equalize and restore signals


    Original
    PDF GS9074A 143Mb/s 360Mb/s 270Mb/s 270Mb/s.

    GS9074

    Abstract: 34166 GS9074A 37R4 CM23 GS1574A GS9074ACNE3 M0220
    Text: GS9074A HD-LINX II Adaptive Cable Equalizer Features Description • SMPTE 259M compliant • Automatic cable equalization • Multi-standard operation from 143Mb/s to 360Mb/s The GS9074A is a second-generation high speed BiCMOS integrated circuit designed to equalize and restore signals


    Original
    PDF GS9074A 143Mb/s 360Mb/s 270Mb/s 270Mb/s. GS9074 34166 37R4 CM23 GS1574A GS9074ACNE3 M0220

    GS1524A

    Abstract: GS9064 GS9064A
    Text: GS1524A Adaptive Cable Equalizer Features Description • SMPTE 292M, SMPTE 344M and SMPTE 259M compliant • Automatic cable equalization The GS1524A is a second-generation high-speed BiCMOS integrated circuit designed to equalize and restore signals received over 75Ω co-axial cable.


    Original
    PDF GS1524A 143Mb/s 485Gb/s 270Mb/s GS9064 270Mb/s 485Gb/s, GS9064A

    GS1574A

    Abstract: 37R4 CM23 GS1574ACNE3 M0220 gennum
    Text: GS1574A HD-LINX II Adaptive Cable Equalizer Features Description • SMPTE 292M and SMPTE 259M compliant • Automatic cable equalization • Multi-standard operation from 143Mb/s to 1.485Gb/s The GS1574A is a second-generation high-speed BiCMOS integrated circuit designed to equalize and restore signals


    Original
    PDF GS1574A 143Mb/s 485Gb/s 270Mb/s 270Mb/s 485Gb/s, 37R4 CM23 GS1574ACNE3 M0220 gennum

    GS1574A

    Abstract: No abstract text available
    Text: GS1574A HD-LINX II Adaptive Cable Equalizer Features Description • SMPTE 292M and SMPTE 259M compliant • Automatic cable equalization • Multi-standard operation from 143Mb/s to 1.485Gb/s The GS1574A is a second-generation high-speed BiCMOS integrated circuit designed to equalize and restore signals


    Original
    PDF GS1574A 143Mb/s 485Gb/s 270Mb/s 485Gb/s,

    GS2974BCNTE3

    Abstract: gs2974b GS2974BCNE3 Gennum GS2974b gs2974 146732 37R4 424M GS1574A GS2974A
    Text: GS2974B HD-LINX III Adaptive Cable Equalizer Features Description • SMPTE 424M, SMPTE 292M, 344M and SMPTE 259M compliant • Automatic cable equalization The GS2974B is a high-speed BiCMOS integrated circuit designed to equalize and restore signals received over 75Ω


    Original
    PDF GS2974B 143Mb/s 97Gb/s 270Mb/s 485Gb/s 97Gb/s. GS2974BCNTE3 GS2974BCNE3 Gennum GS2974b gs2974 146732 37R4 424M GS1574A GS2974A

    142111

    Abstract: belden 8870 16PIN GS1524 GS1524-CKDE3
    Text: GS1524 Multi-Rate SDI Adaptive Cable Equalizer Key Features Description • SMPTE 292M, SMPTE 344M and SMPTE 259M compliant • automatic cable equalization • multi-standard operation from 143Mb/s to 1.485Gb/s • supports DVB-ASI at 270Mb/s The GS1524 is a second-generation high-speed bipolar


    Original
    PDF GS1524 143Mb/s 485Gb/s 270Mb/s 143Mb/s 485Gb/s. 270Mb/s 142111 belden 8870 16PIN GS1524-CKDE3

    NT4GC72B4NA1NL-BE

    Abstract: nanya 8gb DDR3 DIMM NT8G NT4GC72B4NA1NL m/NT2GC72B8PA0NL-CG
    Text: NT1GC72B89A0NL / NT2GC72B8PA0NL NT4GC72B4NA1NL / NT8GTC72B4NA1NL 1GB: 128M x 72 / 2GB: 256M x 72 / 4GB: 512M x 72 / 8GB: 1G x 72 PC3-8500 / PC3-10600 Registered DDR3 SDRAM DIMM Based on DDR3-1066/1333 128Mx8 1GB/2GB / 256Mx4 (4GB) / 512Mx4 (DDP) (8GB) SDRAM A-Die


    Original
    PDF NT1GC72B89A0NL NT2GC72B8PA0NL NT4GC72B4NA1NL NT8GTC72B4NA1NL PC3-8500 PC3-10600 DDR3-1066/1333 128Mx8 256Mx4 512Mx4 NT4GC72B4NA1NL-BE nanya 8gb DDR3 DIMM NT8G m/NT2GC72B8PA0NL-CG

    Untitled

    Abstract: No abstract text available
    Text: 11.0 TIMING DIAGRAMS The following diagrams and notes describe the timing of the address, data, and control lines 11.1 NOTES 1. The address is latched by the NHI-RT on the high-to-low transition of the *HCS line. TADS, TADH, and TASLC are referenced to the high-to-low transition of


    OCR Scan
    PDF

    Untitled

    Abstract: No abstract text available
    Text: MITSUBISHI LSIs iia m m a c r y Some of contents are subject to change without notice. MH4V645/6445AXJJ-5,-6,-5S,-6S HYPER PAGE MODE 268435456-BIT 4194304-WQRD BY 64-BIT DYNAMIC RAM DESCRIPTION ADDRESS Refresh Row Add. Col Add. This is family of 4194304 - word by 64 - bit dynam ic RAM


    OCR Scan
    PDF MH4V645/6445AXJJ-5 268435456-BIT 4194304-WQRD 64-BIT A0-A12 MH4V645AXJJ MH4V6445AXJJ A0-A11 MIT-DS-0085-1 26/Feb

    355343AD

    Abstract: T-55343GD035JU-LW-ADN FPC CONNECTOR 0.3mm 40pin T-55343GD035JU-LW DB21
    Text: First Edition LCD Module Technical Specification [§ l M ^ ^ ZL— | | taififFl seP3o 2008 Final Revision UiSBftiT T-55343G D035J U-LW-ADN Customer : O P T R E X STANDARD / Customer's Product No K - OPTREX CORPORATION Approved: Checked: Prepared:


    OCR Scan
    PDF Sep-30 T-55343GD035JU-LW-ADN 355343AD T-55343GD035JU-LW-ADN FPC CONNECTOR 0.3mm 40pin T-55343GD035JU-LW DB21

    Untitled

    Abstract: No abstract text available
    Text: First Edition LCD Module Technical Specification tsfiSfFJt A ug. 2 4 . 2 0 0 9 Final Revision «»¡SIT * * * * * * T-55343GD035JU-LW-AFN Type No. Customer : Customer's Product No OPTREX STANDARD / . OPTREX CORPORATION Approved: Noboru Wada Design G,


    OCR Scan
    PDF T-55343GD035JU-LW-AFN

    Untitled

    Abstract: No abstract text available
    Text: First Edition LCD Module Technical Specification ts ffifF J t Nov.20.2008 Final Revision UÎSBftiT * T-55343G D035J U -LW-AE N Customer : O P TR E X STANDARD / Customer's Product No 7& s 9 — K - OPTREX CORPORATION Approved: Yasuo Kawasaki


    OCR Scan
    PDF T-55343G D035J T-55343GD035JU-LW-AEN

    TDA 9115

    Abstract: tda 9114 ba1s tda 9116 sdb01 tda 9116 tda 9115 32R2110 32D4680 msi 9121
    Text: SSI 32C9023 M c o t iM b n S SCSI Combo Controller 80 Mbit/s; dual bit NRZ interface ' A TDK Group/Company Advance Information January 1994 DESCRIPTION FEATURES The SSI 32C9023 is an advanced CMOS VLSI device which integrates major portions of the hardware needed


    OCR Scan
    PDF 32C9023 32C9023 0194-rev 0D10223 TDA 9115 tda 9114 ba1s tda 9116 sdb01 tda 9116 tda 9115 32R2110 32D4680 msi 9121

    35jO

    Abstract: MB814260 MB814260S-70L CCCR marking MB814260S MB814260S-70
    Text: July 1994 Edition 1.0 FUJITSU DATA SHEET MB814260S -6 ou-7ou-8ol CMOS 2 56K X 16 BIT FAST PAGE MODE LOW POWER DRAM CMOS 262,144 x 16 bit Fast Page Mode Dynamic RAM The Fujitsu MB814260S is a fully decoded CMOS Dynamic RAM DRAM that contains 4,194,304 memory cells accessible in 16-bit increments. The MB814260 features a ’’fast page” mode of


    OCR Scan
    PDF MB814260S 16-bit MB814260 512x16-bits MB814260S-60L/-70L/-80L JV0035-947J1 35jO MB814260S-70L CCCR marking MB814260S-70

    m29f0108

    Abstract: M29F010 T3SB IN3064 QCH35140 PNS 1486 M29F010-70
    Text: Order this docum ent by M29F010/D MOTOROLA SEMICONDUCTOR TECHNICAL DATA M29F010 Advance Information 1M CMOS Sector Erase Flash Memory The M29F010 is a 1M, 5 V -only, sector erase flash memory organized as 128K bytes of 8 bits each. The M29F010 is offered in JEDEC-standard 32-pin packages.


    OCR Scan
    PDF M29F010/D M29F010 M29F010 32-pin 1ATX31724-0 b3b72Sl M29F010/D m29f0108 T3SB IN3064 QCH35140 PNS 1486 M29F010-70

    32p4752-cgt

    Abstract: hdd ssi
    Text: SSI 32P4752/4756 S ilic o n J u s fa n Read Channel with 1,7 ENDEC, 4-burst Servo s A TDK Group/Company October 1995 DESCRIPTION FEATURES The SSI 32P4752/4756 devices are high performance BiCMOS single chip read channel ICs that contain all the functions needed to implement a complete zoned


    OCR Scan
    PDF 32P4752/4756 32P4752/4756 64-Lead 32P4752-CGT 32P4756-CGT 32P4756-CGT hdd ssi