CY37256P160-125AI
Abstract: CY37256P208-125NC CY37256P160-83AI
Text: fax id: 6148 PRELIMINARY Ultra37256 UltraLogic 256-Macrocell ISR™ CPLD Features — tS = 4.5 ns — tCO = 5.0 ns Product-term clocking IEEE1149.1 JTAG boundary scan Programmable slew rate control on individual I/Os Low power option on individual logic block basis
|
Original
|
PDF
|
Ultra37256
256-Macrocell
IEEE1149
160-pin
208-pin
256-lead
Ultra37192
Ultra37128
CY37256P160-125AI
CY37256P208-125NC
CY37256P160-83AI
|
EIA standards 783
Abstract: PLL 566 AGX51004-2 PRBS31 SMPTE292M SSTL-18 din 2982 SMPTE-424M TCO 706
Text: 4. DC and Switching Characteristics AGX51004-2.0 Operating Conditions Arria GX devices are offered in both commercial and industrial grades. Both commercial and industrial devices are offered in –6 speed grade only. This chapter contains the following sections:
|
Original
|
PDF
|
AGX51004-2
EIA standards 783
PLL 566
PRBS31
SMPTE292M
SSTL-18
din 2982
SMPTE-424M
TCO 706
|
TCO 706
Abstract: GX 6107
Text: 4. DC and Switching Characteristics AGX51004-1.4 Operating Conditions Arria GX devices are offered in both commercial and industrial grades. Both commercial and industrial devices are offered in -6 speed grade only. This chapter contains the following sections:
|
Original
|
PDF
|
AGX51004-1
TCO 706
GX 6107
|
EIA standards 783
Abstract: PLL 566 AGX51004-1 PRBS31 SSTL-18 n e c 2705 TCO 706
Text: 4. DC & Switching Characteristics AGX51004-1.2 Operating Conditions Arria GX devices are offered in both commercial and industrial grades. Both commercial and industrial devices are offered in -6 speed grade only. Tables 4–1 through 4–37 provide information on absolute maximum
|
Original
|
PDF
|
AGX51004-1
EIA standards 783
PLL 566
PRBS31
SSTL-18
n e c 2705
TCO 706
|
Untitled
Abstract: No abstract text available
Text: 4. DC and Switching Characteristics AGX51004-1.3 Operating Conditions Arria GX devices are offered in both commercial and industrial grades. Both commercial and industrial devices are offered in -6 speed grade only. This chapter contains the following sections:
|
Original
|
PDF
|
AGX51004-1
|
Untitled
Abstract: No abstract text available
Text: Section I. Arria GX Device Data Sheet This section provides designers with the data sheet specifications for Arria GX devices. They contain feature definitions of the transceivers, internal architecture, configuration, and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference
|
Original
|
PDF
|
|
sun hold rx1 1240
Abstract: TRANSISTOR K 314 j 6815 transistor NT 407 F TRANSISTOR TO 220 AGX51001-1 AGX51002-1 AGX51003-1 AGX51004-1 AGX51005-1 transistor horizontal c 5936
Text: Arria GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com AGX5V1-1.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
PDF
|
curr1152
sun hold rx1 1240
TRANSISTOR K 314
j 6815 transistor
NT 407 F TRANSISTOR TO 220
AGX51001-1
AGX51002-1
AGX51003-1
AGX51004-1
AGX51005-1
transistor horizontal c 5936
|
RX2 0832
Abstract: UNSIGNED SERIAL DIVIDER using verilog
Text: Section I. Arria GX Device Data Sheet This section provides designers with the data sheet specifications for Arria GX devices. They contain feature definitions of the transceivers, internal architecture, configuration, and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference
|
Original
|
PDF
|
|
transistor 2a92
Abstract: 2a92 transistor
Text: Arria GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com AGX5V1-1.0 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
PDF
|
|
prbs parity checker and generator
Abstract: AGX51001-2 0278 xf Verilog DDR memory model
Text: Section I. Arria GX Device Data Sheet This section provides designers with the data sheet specifications for Arria GX devices. They contain feature definitions of the transceivers, internal architecture, configuration, and JTAG boundary-scan testing information, DC operating
|
Original
|
PDF
|
|
AGX51001-1
Abstract: No abstract text available
Text: Section I. Arria GX Device Data Sheet This section provides designers with the data sheet specifications for Arria GX devices. They contain feature definitions of the transceivers, internal architecture, configuration, and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference
|
Original
|
PDF
|
for1152
AGX51001-1
|
Z0 607 MA GX 652
Abstract: 229.350 AGX51001-1 FPGA implementation of IIR Filter rx1 1240 gx 913 Gigabit Ethernet Controller PCIe dct verilog code sun hold rx1 1240 SerialLite
Text: Section I. Arria GX Device Data Sheet This section provides designers with the data sheet specifications for Arria GX devices. They contain feature definitions of the transceivers, internal architecture, configuration, and JTAG boundary-scan testing information, DC operating conditions, AC timing parameters, a reference
|
Original
|
PDF
|
|
Z0 607 MA GX 652
Abstract: rx2 0851 ccpd 33 CB closed loop position estimation with signal GBA 616 sun hold rx1 1240 AGX51001-2 AGX51002-2 AGX51003-2
Text: Arria GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com Software Version: Document Version: Document Date: 9.1 2.0 December 2009 Copyright © 2009 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other
|
Original
|
PDF
|
|
ZO 607 MA 7A 523
Abstract: B17C verilog code for max1619 AGX51001-1 AGX51002-1 AGX51003-1 AGX51004-1 AGX51005-1 transistor D291 tlc 5421
Text: Arria GX Device Handbook, Volume 1 101 Innovation Drive San Jose, CA 95134 www.altera.com AGX5V1-1.2 Copyright 2007 Altera Corporation. All rights reserved. Altera, The Programmable Solutions Company, the stylized Altera logo, specific device designations, and all other words and logos that are identified as trademarks and/or service marks are, unless noted otherwise, the trademarks and
|
Original
|
PDF
|
152-pin
ZO 607 MA 7A 523
B17C
verilog code for max1619
AGX51001-1
AGX51002-1
AGX51003-1
AGX51004-1
AGX51005-1
transistor D291
tlc 5421
|
|
|
Untitled
Abstract: No abstract text available
Text: Features • • • • • • • • • • • Industry-standard Architecture 12 ns Maximum Pin-to-pin Delay Zero Power – 25 µA Maximum Standby Power Input Transition Detection CMOS and TTL Compatible Inputs and Outputs Advanced Electrically-erasableTechnology
|
Original
|
PDF
|
ATF22V10CZ
ATF22V10CQZ
ATF22V10CZ/CQZ
0778I
|
ATF22LV10C
Abstract: ATF22LV10CQZ ATF22LV10CZ ATF22V10CZ
Text: Features • • • • • • • • • • • • • • 3.0V to 5.5V Operating Range Lowest Power in It Class Advanced Low-voltage, Zero-power, Electrically Erasable Programmable Logic Device “Zero” Standby Power 25 µA Maximum (Input Transition Detection)
|
Original
|
PDF
|
ATF22V10CZ
20-year
0779L
ATF22LV10C
ATF22LV10CQZ
ATF22LV10CZ
ATF22V10CZ
|
g22v10
Abstract: PLD programming ATF22V10C-10PU ATF22V10C-15PU gal programming specification 22V10C ATF22V10C ATF22V10CQ ATF22V10CQZ ATF22V10CZ
Text: Features • Industry-standard Architecture – Low-cost, Easy-to-use Software Tools • High-speed, Electrically Erasable Programmable Logic Devices – 5 ns Maximum Pin-to-pin Delay • CMOS- and TTL-compatible Inputs and Outputs – Latch Feature Holds Inputs to Previous Logic States
|
Original
|
PDF
|
20-year
0735R
g22v10
PLD programming
ATF22V10C-10PU
ATF22V10C-15PU
gal programming specification
22V10C
ATF22V10C
ATF22V10CQ
ATF22V10CQZ
ATF22V10CZ
|
22V10C
Abstract: ATF22LV10C ATF22LV10CQZ ATF22LV10CZ ATF22V10C wincupl g22v10
Text: Features • • • • • • • • • • • • • • • 3.0V to 5.5V Operating Range Advanced Low-voltage Electrically-erasable Programmable Logic Device User-controlled Power-down Pin Option Pin-controlled Standby Power 10 µA Typical Well-suited for Battery Powered Systems
|
Original
|
PDF
|
0780L
22V10C
ATF22LV10C
ATF22LV10CQZ
ATF22LV10CZ
ATF22V10C
wincupl
g22v10
|
0735Q
Abstract: No abstract text available
Text: Features • Industry-standard Architecture – Low-cost, Easy-to-use Software Tools • High-speed, Electrically Erasable Programmable Logic Devices – 5 ns Maximum Pin-to-pin Delay • CMOS- and TTL-compatible Inputs and Outputs – Latch Feature Holds Inputs to Previous Logic States
|
Original
|
PDF
|
20-year
0735Q
|
16R8
Abstract: ATF16LV8C ATF16LV8C-10JC ATF16LV8C-10PC ATF16LV8C-10SC ATF16LV8C-10XC ATF16LV8C-15JC ATF16LV8C-15PC ATF16LV8C-15SC
Text: Features • 3.0V to 5.5V Operation • Industry-standard Architecture – Emulates Many 20-pin PALs – Low-cost Easy-to-use Software Tools High-speed – 10 ns Maximum Pin-to-pin Delay Ultra-low Power – 5 µA Max Pin-controlled Power-down Mode Option
|
Original
|
PDF
|
20-pin
0403H
16R8
ATF16LV8C
ATF16LV8C-10JC
ATF16LV8C-10PC
ATF16LV8C-10SC
ATF16LV8C-10XC
ATF16LV8C-15JC
ATF16LV8C-15PC
ATF16LV8C-15SC
|
atmel h 208
Abstract: MC3334
Text: Features • 2nd Generation EE PROM-based Complex Programmable Logic Devices • • • • • • • • • • – 4.5V to 5.5V Operating Range with I/Os 3.3 or 5V Compliant – 32 - 256 Macrocells with Enhanced Features – Pin-compatible with Industry Standard Devices
|
Original
|
PDF
|
08/01/xM
atmel h 208
MC3334
|
CY37064
Abstract: 032-l CERAMIC LEADLESS CHIP CARRIER CY37032 CY37064V CY7C372 CY7C373 100-PIN
Text: =mmm!Æ ' ^ r ^ r : c Q PR£um A^ Y CY37064 UltraLogic 64-Macrocell ISR™ CPLD Features — ts = 4.0 ns — tco = 4.0 ns • 64 macrocells in four logic blocks • In-System Reprogrammable™ ISR™ JTAG-compliant on-board programming • • • •
|
OCR Scan
|
PDF
|
CY37064
64-Macrocell
CY37064
032-l
CERAMIC LEADLESS CHIP CARRIER
CY37032
CY37064V
CY7C372
CY7C373
100-PIN
|
Untitled
Abstract: No abstract text available
Text: ! ^ jjjjjy '•ttttttttWÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄW1- JMNK ♦ PRELIMINARY t t *^ ' < ij / 5; CY37064 UltraLogic 64-Macrocell ISR™ CPLD — ts = 4.0 ns Features — tco = 4.0 ns • 64 macrocells in four logic blocks • In-System Reprogrammable™ (ISR™ JTAG-compliant
|
OCR Scan
|
PDF
|
CY37064
64-Macrocell
|
Untitled
Abstract: No abstract text available
Text: ! ^ jjjjjy '•ttttttttWÄÄÄÄÄÄÄÄÄÄÄÄÄÄÄW1- J M N K ♦ t t < ij / 5; PRELIMINARY *^ ' CY37064 UltraLogic 64-Macrocell ISR™ CPLD Features — ts = 3.5 ns — tco = 4.5 ns • 64 macrocells in four logic blocks • In-System Reprogrammable™ (ISR™
|
OCR Scan
|
PDF
|
CY37064
64-Macrocell
|
