tw6805a
Abstract: TW6805 audio compressor MP-6802T MP-6802 TCC6805 TCC6805A21 5 Mp camera camera 1.3 mp MP6802
Text: MP-6802T User’s Manual Edition: 1.0 2009/02/11 MP-6802T User’s Manual Copyright The trademarks mentioned in the manual are legally registered to their respective companies. Disclaimer Notice The written content provided with this product in the property of Taiwan Commate.
|
Original
|
MP-6802T
MP-6802T
tw6805a
TW6805
audio compressor
MP-6802
TCC6805
TCC6805A21
5 Mp camera
camera 1.3 mp
MP6802
|
PDF
|
MT90871
Abstract: ZL50050 ZL50050GAC
Text: ZL50050 8K-Channel Digital Switch with High Jitter Tolerance, Per Stream Rate Conversion 2, 4, 8, 16, or 32Mbps , and 32 Inputs and 32 Outputs Data Sheet November 2003 Features • Ordering Information 8,192-channel x 8,192-channel non-blocking unidirectional switching.The Backplane and Local
|
Original
|
ZL50050
32Mbps)
192-channel
ZL50050GAC
196-Ball
096-channel
MT90871
ZL50050
ZL50050GAC
|
PDF
|
DP8400N-2
Abstract: DP8400N DP8400 DP8400-2 hamming encoder IC of XOR GATE C1995 74s280 T46D
Text: DP8400-2 E2C2 Expandable Error Checker Corrector The DP8400-2 Expandable Error Checker and Corrector E2C2 aids system reliability and integrity by detecting errors in memory data and correcting single or double-bit errors The E2C2 data I O port sits across the processormemory data bus as shown and the check bit I O port connects to the memory check bits Error flags are provided
|
Original
|
DP8400-2
DP8400-2
48-pin
DP8400-2s
DP8400N-2
DP8400N
DP8400
hamming encoder IC of XOR GATE
C1995
74s280
T46D
|
PDF
|
256-LQFP
Abstract: ZL50062 ZL50062GAC ZL50064 ZL50064QCC BSTi10
Text: ZL50062/4 16K-Channel Digital Switch with High Jitter Tolerance, Single Rate 2, 4, 8, or 16Mbps , and 64 Inputs and 64 Outputs Data Sheet Features • November 2003 Ordering Information 16,384-channel x 16,384-channel non-blocking unidirectional switching.The Backplane and Local
|
Original
|
ZL50062/4
16K-Channel
16Mbps)
384-channel
ZL50062GAC
ZL50064QCC
256-Ball
256-Pin
192-channel
256-LQFP
ZL50062
ZL50062GAC
ZL50064
ZL50064QCC
BSTi10
|
PDF
|
DataRate
Abstract: DTA 2030 MT90870 ZL50057 ZL50057GAC ZL50058 ZL50058GAC
Text: ZL50057/8 12K-Channel Digital Switch with High Jitter Tolerance, Per Stream Rate Conversion 2, 4, 8, 16, or 32Mbps , and 48 Inputs and 48 Outputs Data Sheet Features • November 2003 12,288-channel x 12,288-channel non-blocking unidirectional switching.The Backplane and Local
|
Original
|
ZL50057/8
12K-Channel
32Mbps)
288-channel
ZL50057GAC
272-Ball
ZL50058GAC
256-Ball
192-channel
DataRate
DTA 2030
MT90870
ZL50057
ZL50058
|
PDF
|
BST04
Abstract: MT90869 ZL50060GAC ZL50060GAG2 ZL50061 ZL50061GAG ZL50061GAG2 D015A
Text: ZL50060/1 16 K-Channel Digital Switch with High Jitter Tolerance, Per Stream Rate Conversion 2, 4, 8, 16, or 32 Mbps , and 64 Inputs and 64 Outputs Data Sheet Features • February 2006 16,384-channel x 16,384-channel non-blocking unidirectional switching.The Backplane and Local
|
Original
|
ZL50060/1
384-channel
ZL50060GAC
ZL50060GAG2
ZL50061GAG
ZL50061GAG2
192-channel
BST04
MT90869
ZL50060GAC
ZL50060GAG2
ZL50061
ZL50061GAG
ZL50061GAG2
D015A
|
PDF
|
ZL50053
Abstract: ZL50053QCC ZL50051 ZL50051GAC
Text: ZL50051/3 8 K Channel Digital Switch with High Jitter Tolerance, Single Rate 8 or 16 Mbps , and 64 Inputs and 64 Outputs Data Sheet Features • December 2003 Ordering Information 8,192 channel x 8,192 channel non-blocking unidirectional switching. The Backplane and
|
Original
|
ZL50051/3
ZL50051GAC
ZL50053QCC
ZL50053
ZL50053QCC
ZL50051
ZL50051GAC
|
PDF
|
MT90871
Abstract: ZL50050 ZL50050GAC
Text: ZL50050 8K-Channel Digital Switch with High Jitter Tolerance, Per Stream Rate Conversion 2, 4, 8, 16, or 32Mbps , and 32 Inputs and 32 Outputs Data Sheet November 2003 Features • Ordering Information 8,192-channel x 8,192-channel non-blocking unidirectional switching.The Backplane and Local
|
Original
|
ZL50050
32Mbps)
192-channel
ZL50050GAC
196-Ball
096-channel
MT90871
ZL50050
ZL50050GAC
|
PDF
|
32MBPS
Abstract: ZL50063 ZL50063GAC
Text: ZL50063 16K-Channel Digital Switch with High Jitter Tolerance, Single Rate 32Mbps , and 32 Inputs and 32 Output Data Sheet Features • November 2003 16,384-channel x 16,384-channel non-blocking unidirectional switching.The Backplane and Local inputs and outputs can be combined to form a
|
Original
|
ZL50063
16K-Channel
32Mbps)
384-channel
ZL50063GAC
196-Ball
192-channel
32MBPS
ZL50063
ZL50063GAC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ZL50063 16K-Channel Digital Switch with High Jitter Tolerance, Single Rate 32Mbps , and 32 Inputs and 32 Output Data Sheet Features • November 2003 16,384-channel x 16,384-channel non-blocking unidirectional switching.The Backplane and Local inputs and outputs can be combined to form a
|
Original
|
ZL50063
16K-Channel
32Mbps)
384-channel
192-channel
|
PDF
|
SAMSUNG 5CA
Abstract: sldram SLD4M18DR400 HYB25SL7218V 357-100 com ca9 Cross Jumper 8mm Pitch LG 7CA SLD4M18DR400VS400 NEC C 324 C
Text: DRAFT/ADVANCE SLDRAM Inc. HYB25SL7218V 4 MEG x 18 SLDRAM 4M x 18 SLDRAM 400 Mb/s/pin SLDRAM PIPELINED, EIGHT BANK, 2.5V OPERATION FEATURES • Very High Speed - 400 MHz data rate • 800 MB/s peak I/O Bandwidth - provides very high bandwidth over narrow system memory bus
|
Original
|
HYB25SL7218V
CORP400
SAMSUNG 5CA
sldram
SLD4M18DR400
HYB25SL7218V
357-100
com ca9
Cross Jumper 8mm Pitch
LG 7CA
SLD4M18DR400VS400
NEC C 324 C
|
PDF
|
Untitled
Abstract: No abstract text available
Text: ZL50052 8 K Channel Digital Switch with High Jitter Tolerance, Single Rate 32 Mbps , and 16 Inputs and 16 Outputs Data Sheet Features • December 2003 8,192 channel x 8,192 channel non-blocking unidirectional switching. The Backplane and Local inputs and outputs can be combined to form
|
Original
|
ZL50052
|
PDF
|
erc32 trap 0x61
Abstract: Cy7C601 ERC32 CB123 TSC691E TSC692E TSC693E tbr 3516 SPARC V7.0
Text: TSC691E Integer Unit User’s Manual for Embedded Real time 32–bit Computer ERC32 for SPACE Applications TSC691E Table of contents 1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
|
Original
|
TSC691E
ERC32)
TSC691E
ERC32
erc32 trap 0x61
Cy7C601
CB123
TSC692E
TSC693E
tbr 3516
SPARC V7.0
|
PDF
|
ERC32
Abstract: sparc v7 CB123 TSC691E TSC692E TSC693E erc32 trap 361-s SPARC V7.0
Text: TSC691E Integer Unit User’s Manual for Embedded Real time 32–bit Computer ERC32 for SPACE Applications TSC691E Table of Contents 1. Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
|
Original
|
TSC691E
ERC32)
TSC691E
ERC32
sparc v7
CB123
TSC692E
TSC693E
erc32 trap
361-s
SPARC V7.0
|
PDF
|
|
A6551
Abstract: R6551 R6551* rockwell Rockwell R65C51 R6500 R65C21 R65C51 74157 ttl ats 2300 cI 74157
Text: R65C51 ASYNCHRONOUS COMMUNICATIONS PRELiMlNARY DESCRIPTION FEATURES The Rockwell CMOS R65C51 Asynchronous Communications Interface Adapter ACIA provides an easily implemented, program controlled interface between 8-bit microprocessor-based systems and serial communication data sets and modems.
|
Original
|
R65C51
R65C51
R6551
DO-07
A6551
R6551* rockwell
Rockwell R65C51
R6500
R65C21
74157 ttl
ats 2300
cI 74157
|
PDF
|
ZL50051GAC
Abstract: ZL50051 ZL50053 ZL50053QCC
Text: ZL50051/3 8 K Channel Digital Switch with High Jitter Tolerance, Single Rate 8 or 16 Mbps , and 64 Inputs and 64 Outputs Data Sheet Features • December 2003 Ordering Information 8,192 channel x 8,192 channel non-blocking unidirectional switching. The Backplane and
|
Original
|
ZL50051/3
ZL50051GAC
ZL50053QCC
ZL50051GAC
ZL50051
ZL50053
ZL50053QCC
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Features • Incorporates the ARM7TDMI ARM Thumb® Processor Core - High-performance 32-bit RISC Architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE In Circuit Emulation • 4K Bytes Internal RAM • Fully Programmable External Bus Interface (EBI)
|
OCR Scan
|
32-bit
16-bit
8/16-bit
AT91M40400
|
PDF
|
2930D
Abstract: No abstract text available
Text: fax id: 1108 CY7C1338 :/ C Y P R E S S 128K X 32 Synchronous-Flow-Through 3.3V Cache RAM Features Functional Description • S u p p o rts 117-MHz m ic ro p ro c e s s o r cache s y s te m s w ith zero w a it states • 128K by 32 co m m o n I/O • Low S ta n d b y Pow er 1.65 mW, L v e rs io n
|
OCR Scan
|
117-MHz
2930D
|
PDF
|
Untitled
Abstract: No abstract text available
Text: fax id: 1110 CY7C1344 :/ C Y P R E S S 64K x 36 Synchronous Flow-Through 3.3V Cache RAM Features Functional Description • S u p p o rts 1 1 7 -M H z m ic ro p ro c e s s o r cache s y ste m s w ith zero w a it states • 64K by 36 co m m on I/O • Low S ta n d b y Pow er 1.65 mW, L ve rs io n
|
OCR Scan
|
100-p
|
PDF
|
LC7355
Abstract: LC7356 7356 DIP18 25vfd35v
Text: SANYO SEMICONDUCTOR CORP 1EE D I 7^^70713 T 7 5 ' 0 7 - □0030t,S 0 7 CMOS LSI 3007A Pulse Dialer w ith Redial Function 1586A General Description The LC7355 18-pin package /LC7356(20-pin package) are redial function-provided pulse dialer C-MOS LSIs for use in pushbutton telephones. (Dial pulse output
|
OCR Scan
|
LC7355
18-pin
/LC7356
20-pin
20pps
10pps)
500/400msec
1000/800m)
LC7356
7356
DIP18
25vfd35v
|
PDF
|
Untitled
Abstract: No abstract text available
Text: DALLAS SEMICONDUCTOR FEATURES DS21Q43A Quad E1 Framer FUNCTIONAL DIAGRAM • Four E1 CEPT or PCM-30 /ISDN-PRI framing transceivers • All four framers are fully independent; transmit and re ceive sections of each framer are fully independent R E C E IV E
|
OCR Scan
|
DS21Q43A
PCM-30)
56-G4011-001
|
PDF
|
CDP6853D
Abstract: sr 6853
Text: CDP6853 HARRIS November 1994 CMOS Asynchronous Communications Interface Adapter ACIA with MOTEL Bus P in o u t F e a tu re s • C om patible W ith 8 -B it M icroprocessors P A C K A G E TY P E S D A N D E T O P V IE W • M ultiplexed A ddress/D ata Bus (MOTEL Bus)
|
OCR Scan
|
CDP6853
CDP6853-4
92CS-4234I
CDP6853D
sr 6853
|
PDF
|
AD 310J
Abstract: No abstract text available
Text: fax id: 1111 :/ C Y P R E S S CY7C1345 128K x 36 Synchronous Flow-Through 3.3V Cache RAM Features Functional Description • Supports 117-MHz microprocessor cache systems with zero wait states • 128K by 36 common I/O • Low Standby Power 1.65 mW, L version
|
OCR Scan
|
117-MHz
100-pin
CY7C1345
TheCY7C1345
128Kby
AD 310J
|
PDF
|
CALIFORNIA MICRO DEVICES 65SC51
Abstract: E5SB G65SC Ob2 tube G65SC51 G65SC51-1 G65SC51-2 G65SC51-3 G65SC51-4 12K11
Text: A G65SC51 California Micro Devices Corp. CMOS ASYNCHRONOUS COMMUNICATIONS INTERFACE ADAPTER FEATURES • CMOS process technology for low power consumption • IS programmable baud rates 50 to 19,200 baud • External 16X clock input for nonstandard baud rates to
|
OCR Scan
|
G65SC51
65SC51
lfl31b4D
CALIFORNIA MICRO DEVICES 65SC51
E5SB
G65SC
Ob2 tube
G65SC51
G65SC51-1
G65SC51-2
G65SC51-3
G65SC51-4
12K11
|
PDF
|