HSTL standards
Abstract: class sstl SSTL-18 EIA standards 15-V SSTL18 JESD89A DDR2 sstl_18 class I
Text: 4. Selectable I/O Standards in Stratix II and Stratix II GX Devices SII52004-4.6 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices, including: • ■ ■ ■ ■ Stratix II and Stratix II GX I/O
|
Original
|
SII52004-4
HSTL standards
class sstl
SSTL-18
EIA standards
15-V
SSTL18
JESD89A
DDR2 sstl_18 class I
|
PDF
|
HSTL standards
Abstract: SSTL-18 class sstl 15-V AGX52008-1 APEX20KC
Text: 8. Selectable I/O Standards in Arria GX Devices AGX52008-1.2 Introduction This chapter provides guidelines for using industry I/O standards in Arria GX devices, including: • ■ ■ ■ ■ I/O features I/O standards External memory interfaces I/O banks
|
Original
|
AGX52008-1
HSTL standards
SSTL-18
class sstl
15-V
APEX20KC
|
PDF
|
JESD8-15
Abstract: HSTL standards SSTL-18 class 8 date sheet EIA standards 15-V
Text: 10. Selectable I/O Standards in Stratix II and Stratix II GX Devices SII52004-4.6 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices, including: • ■ ■ ■ ■ Stratix II and Stratix II GX I/O
|
Original
|
SII52004-4
JESD8-15
HSTL standards
SSTL-18
class 8 date sheet
EIA standards
15-V
|
PDF
|
interfacing differential logic families 1998
Abstract: 15-V SSTL-18 HSTL standards
Text: Section IV. I/O Standards This section provides information on Stratix II GX single-ended, voltage-referenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 10, Selectable I/O Standards in Stratix II & Stratix II GX
|
Original
|
|
PDF
|
HSTL standards
Abstract: DDR2 sstl_18 class I 15-V SSTL-18
Text: 4. Selectable I/O Standards in Stratix II & Stratix II GX Devices SII52004-4.5 Introduction This chapter provides guidelines for using industry I/O standards in Stratix II and Stratix II GX devices, including: • ■ ■ ■ ■ Stratix II & Stratix II GX I/O
|
Original
|
SII52004-4
HSTL standards
DDR2 sstl_18 class I
15-V
SSTL-18
|
PDF
|
ttl to mini-lvds
Abstract: EP2C5 mini lvds CII51010-2 EP2C20 EP2C35 EP2C50 SSTL-18 SSTL IO pad
Text: Section IV. I/O Standards This section provides information on Cyclone II single-ended, voltage referenced, and differential I/O standards. This section includes the following chapters: Revision History Altera Corporation • Chapter 10, Selectable I/O Standards in Cyclone II Devices
|
Original
|
|
PDF
|
class sstl
Abstract: HSTL standards 15-V AGX52008-1 APEX20KC SSTL-18
Text: 8. Selectable I/O Standards in Arria GX Devices AGX52008-1.1 Introduction This chapter provides guidelines for using industry I/O standards in Arria GX devices, including: • ■ ■ ■ ■ Arria GX I/O Features I/O features I/O standards External memory interfaces
|
Original
|
AGX52008-1
class sstl
HSTL standards
15-V
APEX20KC
SSTL-18
|
PDF
|
DDR2 sstl_18 class
Abstract: HSTL standards 15-V SSTL-18 N098
Text: Section III. I/O Standards This section provides information on Stratix II single-ended, voltagereferenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 4, Selectable I/O Standards in Stratix II and Stratix II GX
|
Original
|
|
PDF
|
SSTL "on-chip termination" 1998
Abstract: 15-V SSTL-18 DDR2 SDRAM sstl_18 HSTL standards
Text: Section III. I/O Standards This section provides information on Stratix II single-ended, voltagereferenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 4, Selectable I/O Standards in Stratix II & Stratix II GX
|
Original
|
|
PDF
|
HSTL standards
Abstract: 15-V SSTL-18
Text: Section IV. I/O Standards This section provides information on Stratix II GX single-ended, voltage-referenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 10, Selectable I/O Standards in Stratix II and Stratix II GX
|
Original
|
|
PDF
|
mini-lvds receiver
Abstract: JESD85 ttl to mini-lvds bga 896
Text: Section IV. I/O Standards This section provides information on Cyclone II single-ended, voltage referenced, and differential I/O standards. This section includes the following chapters: Revision History • Chapter 10, Selectable I/O Standards in Cyclone II Devices
|
Original
|
|
PDF
|
mini-lvds source driver
Abstract: ttl to mini-lvds EP2C5 HSTL standards linear handbook mini lvds national semiconductor handbook CII51010-2 EP2C20 EP2C35
Text: Section IV. I/O Standards This section provides information on Cyclone II single-ended, voltage referenced, and differential I/O standards. This section includes the following chapters: Revision History Altera Corporation • Chapter 10, Selectable I/O Standards in Cyclone II Devices
|
Original
|
|
PDF
|
HSTL standards
Abstract: 15-V AGX52008-1 APEX20KC SSTL-18
Text: Section IV. I/O Standards This section provides information on Arria GX single-ended, voltage-referenced, and differential I/O standards. This section contains the following chapters: Revision History Altera Corporation • Chapter 8, Selectable I/O Standards in Arria GX Devices
|
Original
|
|
PDF
|
max1786
Abstract: No abstract text available
Text: January 2009 HYS72D 64301E B R– [ 5 / 6 ] – D HYS72D 128300 E BR– [ 5 / 6 ] – D HYS72D 128321 E BR– [ 5 / 6 ] – D HYS72D 256320 E BR– [ 5 / 6 ] – D 1 8 4 - P i n R e g i s t e r e d D o u b l e - D a t a - R a t e SD R A M M o d u l e RDIMM
|
Original
|
HYS72D
64301E
HYS72D64301EBR
HYS72D128300EBR
HYS72D128321EBR
HYS72D256320EBR
max1786
|
PDF
|
|
|
CMOS applications handbook
Abstract: ttl to mini-lvds CII51010-2 EP2C20 EP2C35 EP2C50 SSTL-18
Text: 10. Selectable I/O Standards in Cyclone II Devices CII51010-2.4 Introduction The proliferation of I/O standards and the need for improved I/O performance have made it critical that low-cost devices have flexible I/O capabilities. Selectable I/O capabilities such as SSTL-18, SSTL-2, and
|
Original
|
CII51010-2
SSTL-18,
CMOS applications handbook
ttl to mini-lvds
EP2C20
EP2C35
EP2C50
SSTL-18
|
PDF
|
Untitled
Abstract: No abstract text available
Text: March 2008 HYS72D 64301E B R– [ 5 / 6 ] – D HYS72D 128300 E BR– [ 5 / 6 ] – D HYS72D 128321 E BR– [ 5 / 6 ] – D HYS72D 256320 E BR– [ 5 / 6 ] – D 1 8 4 - P i n R e g i s t e r e d D o u b l e - D a t a - R a t e SD R A M M o d u l e RDIMM RoHS Compliant
|
Original
|
HYS72D
64301E
HYS72D64301EBR
HYS72D128300EBR
HYS72D128321EBR
HYS72D256320EBR
|
PDF
|
SSTL-18
Abstract: ttl to mini-lvds CII51010-2 EP2C20 EP2C35 EP2C50 JESD8-15
Text: 10. Selectable I/O Standards in Cyclone II Devices CII51010-2.3 Introduction The proliferation of I/O standards and the need for improved I/O performance have made it critical that low-cost devices have flexible I/O capabilities. Selectable I/O capabilities such as SSTL-18, SSTL-2, and
|
Original
|
CII51010-2
SSTL-18,
SSTL-18
ttl to mini-lvds
EP2C20
EP2C35
EP2C50
JESD8-15
|
PDF
|
9524 pc
Abstract: cp-01035 IC K140 90 nm hspice
Text: DesignCon 2008 A Fast Algorithm to Instantly Predict FPGA SSN for Various I/O Pin Assignments Geping Liu, Altera Corporation [gliu@altera.com] Zhuyuan Liu, Altera Corporation Kundan Chand, Altera Corporation San Wong, Altera Corporation Kaiyu Ren, Altera Corporation
|
Original
|
CP-01035-1
9524 pc
cp-01035
IC K140
90 nm hspice
|
PDF
|
ispMACH 4000 development circuit
Abstract: BGA 31 x 31 mm ORSO82G5 ORT42G5 ORT82G5 OR4E02 ORLI10G ORSO42G5 POWER1208 crosspoint 256 x 256
Text: Bringing the Best Together Lattice Solutions ispXPGA Non-volatile + Reconfigurable ispXPLD™ CPLD + Memory Bringing the Best Together Today’s leading-edge system designers have to satisfy multiple and often competing goals. Designers must balance speed, low power consumption, high functionality,
|
Original
|
thi00
1-800-LATTICE
I0156
ispMACH 4000 development circuit
BGA 31 x 31 mm
ORSO82G5
ORT42G5
ORT82G5
OR4E02
ORLI10G
ORSO42G5
POWER1208
crosspoint 256 x 256
|
PDF
|
Untitled
Abstract: No abstract text available
Text: 1 CONTENTS CHAPTER 1 OVERVIEW . 4 1.1 GENERAL DESCRIPTION . 4
|
Original
|
64-bit
|
PDF
|
PC2-4200U-444-12
Abstract: PC2-5300E-555-12-G0 PC2-6400E-666-12-G0 PC2-6400U-555-12-E0 pc2-6400u-666-12-e0 PC2-4200U-444-12-E0 PC2-6400U-555 PC2-5300U-555-12-E0 hYs64t256020EU3sb HYS72T256020EU
Text: October 2006 HYS[64/72]T256020EU–[25F/2.5]–B HYS[64/72]T256020EU–[3/3S]–B HYS[64/72]T256020EU–3.7–B 240-Pin unbuffered DDR2 SDRAM Modules DDR2 SDRAM UDIMM SDRAM RoHS Compliant Internet Data Sheet Rev. 1.0 Internet Data Sheet HYS[64/72]T256020EU-[25F/2.5/3/3S/3.7]-B
|
Original
|
T256020EU
25F/2
T256020EU
240-Pin
T256020EU-
PC2-4200U-444-12
PC2-5300E-555-12-G0
PC2-6400E-666-12-G0
PC2-6400U-555-12-E0
pc2-6400u-666-12-e0
PC2-4200U-444-12-E0
PC2-6400U-555
PC2-5300U-555-12-E0
hYs64t256020EU3sb
HYS72T256020EU
|
PDF
|
Untitled
Abstract: No abstract text available
Text: PRELIMINARY DATA SHEET MOS INTEGRATED CIRCUIT 64M-BIT VIRTUAL CHANNEL SDRAM SINGLE DATA RATE 64M-BIT VIRTUAL CHANNEL SDRAM VERSION 1.2 Description The 64 Mbit Virtual Channel VC SDRAM is implemented to be 100% pin and package compatible to the industry standard SDRAM. It uses the same command protocol and interface as SDRAM. The VC SDRAM command set is a
|
Original
|
64M-BIT
|
PDF
|
digital clock using logic gates
Abstract: uart vhdl fpga virtex 6 design 12 Hour Digital Clock using multiplexer XC40250XV XCV100 XCV1000 XCV150 XCV200 XCV300 XCV400
Text: The Xilinx VirtexTM Series: Redefining FPGAs A Product Backgrounder Introduction The new Xilinx Virtex series, now shipping, fundamentally redefines programmable logic by expanding the traditional capabilities of field programmable gate arrays FPGAs to include a powerful set of
|
Original
|
|
PDF
|
JESD8-15
Abstract: mini-lvds connector panels Quad LVDS interface mini-lvds source driver BEL 100N TRANSISTOR BEL 100N TRANSISTOR TYPE METAL TRANSISTOR linear handbook JESD87 t20g th02
Text: Section IV. I/O Standards This section p rovides inform ation on Cyclone II single-ended, voltage referenced, an d differential T/O standards. This section includes the follow ing chapters: R e v is io n H is to rv • C hap ter 10, Selectable T/O S tandards in Cyclone IT Devices
|
OCR Scan
|
|
PDF
|
