APB VHDL code
Abstract: spi controller with apb interface vhdl code for spi controller implementation on vhdl spi interface vhdl code for spi verilog code for amba apb master APB verilog vhdl code for asynchronous fifo timing diagram of AMBA apb protocol FPGA VHDL code for master SPI interface
Text: MC-ACT-SPI_F Serial Peripheral Interface February 25, 2003 Datasheet v1.2 MemecCore Product Line 3721 Valley Centre Drive San Diego, CA 92130 USA Americas: +1 800-752-3040 Europe: +41 0 32 374 32 00 Asia: +(852) 2410 2720 E-mail: actel.info@memecdesign.com
|
Original
|
32bytes
APB VHDL code
spi controller with apb interface
vhdl code for spi controller implementation on
vhdl spi interface
vhdl code for spi
verilog code for amba apb master
APB verilog
vhdl code for asynchronous fifo
timing diagram of AMBA apb protocol
FPGA VHDL code for master SPI interface
|
PDF
|
F200
Abstract: F400 F600
Text: Features • • • • • • • Compatible with an Embedded ARM7TDMI Processor Interfaces the ARM7TDMI Core and Atmel 32-bit Peripherals One Wait State Inserted Direct Interface with Peripheral Data Controller Fully Scan Testable up to 98% Fault Coverage
|
Original
|
32-bit
1286C
F200
F400
F600
|
PDF
|
APB to I2C interface
Abstract: spi controller with apb interface AMBA AHB DMA vhdl code for ddr sdram controller with AHB interface AMBA APB spi Cypress FX2 design of dma controller using vhdl ITU656 ahb to i2c SIMPLE VGA GRAPHIC CONTROLLER
Text: LCD-Pro IP LCD-Pro IP modules DS0031 v1.01 – 20 July 2009 Datasheet: Table 1: Core Facts Implementation data Documentation Datasheet, User’s Manual Design File Formats EDIF netlist Constraint Files LPF file Reference Designs & Implementation examples
|
Original
|
DS0031
APB to I2C interface
spi controller with apb interface
AMBA AHB DMA
vhdl code for ddr sdram controller with AHB interface
AMBA APB spi
Cypress FX2
design of dma controller using vhdl
ITU656
ahb to i2c
SIMPLE VGA GRAPHIC CONTROLLER
|
PDF
|
AT91CAP7E
Abstract: AT91CAP7 ARM7 microcontroller
Text: CAPTM CUSTOMIZABLE MICROCONTROLLERS AT91cap7E AT91CAP7E is an ARM7 -based MCU with a direct FPGA interface, six-layer advanced high-speed bus AHB , peripheral DMA controller and 160 Kbytes of on-chip SRAM. It offers seamless migration to AT91CAP7 customizable MCUs for ARM7-plus-FPGA designs. It includes on-chip peripherals such as
|
Original
|
AT91cap7E
AT91CAP7E
AT91CAP7
16-bit
10-bit
860/8543A-06/08/1K
ARM7 microcontroller
|
PDF
|
ARM7tdmi pin configuration
Abstract: AMBA peripheral bus 0xFFF03
Text: Features Compatible with an Embedded ARM7TDMI Processor Interfaces the ARM7TDMI Core and Atmel 32-bit Peripherals One Wait State Inserted Direct Interface with Peripheral Data Controller Fully Scan Testable up to 98% Fault Coverage Parametrizable Features on Request:
|
Original
|
32-bit
05/00/0M
ARM7tdmi pin configuration
AMBA peripheral bus
0xFFF03
|
PDF
|
AMBA APB spi
Abstract: No abstract text available
Text: Features Compatible with an Embedded ARM7TDMI Processor Interfaces the ARM7TDMI Core and Atmel 32-bit Peripherals One Wait State Inserted Direct Interface with Peripheral Data Controller Fully Scan Testable up to 98% Fault Coverage Parametrizable Features on Request:
|
Original
|
32-bit
1286B
03/01/0M
AMBA APB spi
|
PDF
|
atmel h020
Abstract: atmel h022 atmel 0713 0x16000000 Atmel PART DATE CODE AA13 ARM926EJ-S MAC110 PBGA420 SPEAR-09-H022
Text: SPEAR-09-H022 SPEAr Head200 ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD TCM, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates 16K LUT equivalent with 8 channels internal
|
Original
|
SPEAR-09-H022
Head200
ARM926EJ-S
16-bit
atmel h020
atmel h022
atmel 0713
0x16000000
Atmel PART DATE CODE
AA13
MAC110
PBGA420
SPEAR-09-H022
|
PDF
|
atmel h020
Abstract: atmel 0713 AA13 ARM926EJ-S MAC110 PBGA420 SPEAR-09-H022 usb 3 sm Flash drive controller M25Pxxx state machine for ahb to apb bridge
Text: SPEAR-09-H022 SPEAr Head200 ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC PRELIMINARY DATA Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD TCM, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates
|
Original
|
SPEAR-09-H022
Head200
ARM926EJ-S
PBGA420
atmel h020
atmel 0713
AA13
MAC110
PBGA420
SPEAR-09-H022
usb 3 sm Flash drive controller
M25Pxxx
state machine for ahb to apb bridge
|
PDF
|
atmel h020
Abstract: atmel 0713 ATMEL 620 spear linux uart baud rate spear AA13 ARM926EJ-S MAC110 PBGA420 SPEAR-09-H022
Text: SPEAR-09-H022 SPEAr Head200 ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC PRELIMINARY DATA Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD TCM, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates
|
Original
|
SPEAR-09-H022
Head200
ARM926EJ-S
PBGA420
atmel h020
atmel 0713
ATMEL 620
spear linux
uart baud rate spear
AA13
MAC110
PBGA420
SPEAR-09-H022
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SPEAR-09-H022 SPEAr Head ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC DATA BRIEF Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD tcm, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates 16K LUT equivalent with 8 channels internal
|
Original
|
SPEAR-09-H022
ARM926EJ-S
PBGA420
|
PDF
|
Untitled
Abstract: No abstract text available
Text: SPEAR-09-H020 SPEAr Head ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC DATA BRIEF Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD tcm, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates with 8 channels internal DMA high speed
|
Original
|
SPEAR-09-H020
ARM926EJ-S
PBGA420
|
PDF
|
M2S050-1FG484I
Abstract: M2s010-fgg484 axi interface ddr3 memory controller M2S050-FG484 M2S050T-1FG484I M2S120T-1FC1152I SECDED M2S005-VF400 M2S010T-FGG484 M2S050T-FG896
Text: Product Brief SmartFusion2 System-on-Chip FPGAs Microsemi’s SmartFusion 2 SoC FPGAs integrate fourth generation flash-based FPGA fabric, an ARM® Cortex -M3 processor, and high performance communications interfaces on a single chip. The SmartFusion2 family is the industry’s lowest power, most
|
Original
|
51700115PB-5/2
M2S050-1FG484I
M2s010-fgg484
axi interface ddr3 memory controller
M2S050-FG484
M2S050T-1FG484I
M2S120T-1FC1152I
SECDED
M2S005-VF400
M2S010T-FGG484
M2S050T-FG896
|
PDF
|
AN2548
Abstract: spi controller with apb interface STM32F10xxx AN2548 STM32F103
Text: AN2548 Application note Using the STM32F101xx and STM32F103xx DMA controller 1 Introduction This application note describes how to use the STM32F101xx and STM32F103xx direct memory access DMA controller. The STM32F101xx and STM32F103xx DMA controller, the Cortex -M3 core, the advanced microcontroller bus architecture (AMBA) bus and the
|
Original
|
AN2548
STM32F101xx
STM32F103xx
STM32F10xxx,
AN2548
spi controller with apb interface
STM32F10xxx AN2548
STM32F103
|
PDF
|
AN2564
Abstract: AN2548 cortex m3 amba bus architecture
Text: AN2548 Application note Using the STM32F101xx and STM32F103xx DMA controller 1 Introduction This application note describes how to use the STM32F101xx and STM32F103xx direct memory access DMA controller. The STM32F101xx and STM32F103xx DMA controller, the Cortex -M3 core, the advanced microcontroller bus architecture (AMBA) bus and the
|
Original
|
AN2548
STM32F101xx
STM32F103xx
STM32F10xxx,
AN2564
AN2548
cortex m3 amba bus architecture
|
PDF
|
|
Untitled
Abstract: No abstract text available
Text: Product Brief IGLOO2 FPGAs Microsemi’s IGLOO 2 FPGAs integrate fourth generation flash-based FPGA fabric and high-performance communications interfaces on a single chip. The IGLOO2 family is the industry’s lowest power, most reliable and highest security programmable logic
|
Original
|
51700121PB-5/12
|
PDF
|
atmel h020
Abstract: M25Pxxx state machine for ahb to apb bridge multiport memory controller A13 cristal ARM926EJ-S electrical ATMEL 0905 INPUT/atmel h020
Text: SPEAr-09-H020 SPEAr Head ARM 926, 200K customizable eASIC™ gates, large IP portfolio SoC PRELIMINARY DATA Features • ARM926EJ-S - fMAX 266 MHz, 32 KI - 16 KD cache, 8 KI - KD tcm, ETM9 and JTAG interfaces ■ 200K customizable equivalent ASIC gates with
|
Original
|
SPEAr-09-H020
ARM926EJ-S
atmel h020
M25Pxxx
state machine for ahb to apb bridge
multiport memory controller
A13 cristal
ARM926EJ-S electrical
ATMEL 0905
INPUT/atmel h020
|
PDF
|
Peripheral Data Controller PDC
Abstract: No abstract text available
Text: Features • • • • • • • • Compatible with an Embedded ARM7TDMI Processor Generates Transfers to/from Serial Peripheral such as USART and SPI Supports Up to Eight USARTs/Four SPIs – Parametrizable on Request One ARM Cycle Needed for a Transfer from Memory to Peripheral
|
Original
|
1363D
Peripheral Data Controller PDC
|
PDF
|
ARM940T
Abstract: router CX24611 CX82100 usb ethernet single chip switch
Text: personal computing products Home Network Processor HNP CX82100 Conexant’s CX82100 home network processor (HNP) is a single-chip, high-performance, ARM940T-based processor integrated with multiple network interface hardware functions and packaged in a 196-pin CABGA. This 158 MIPs processor
|
Original
|
CX82100
CX82100
ARM940T-based
196-pin
ARM940T
144-MHz
100MHz
router
CX24611
usb ethernet single chip switch
|
PDF
|
PL022
Abstract: PL021 AMBA APB spi 0194D
Text: ARM PrimeCell Synchronous Serial Port PL022 Technical Reference Manual Copyright 2001. All rights reserved. ARM DDI 0194D ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright © 2001. All rights reserved. Release Information
|
Original
|
PL022)
0194D
PL022
PL021
AMBA APB spi
0194D
|
PDF
|
AMBA APB
Abstract: 1734B AMBA APB UART AMBA Peripheral Bus decoder data sheet AMBA peripheral bus AMBA APB spi
Text: Features • • • • • • • • Compatible with an Embedded ARM7TDMI Processor Generates Transfers to/from Serial Peripherals Such as UART, USART, SSC and SPI Supports Up to 12 Peripherals – Parameterizable on Request One ARM Cycle Needed for a Transfer from Memory to Peripheral
|
Original
|
1734B
AMBA APB
AMBA APB UART
AMBA Peripheral Bus decoder data sheet
AMBA peripheral bus
AMBA APB spi
|
PDF
|
PL022
Abstract: PL021 0194E axi to apb bridge AMBA APB spi
Text: ARM PrimeCell Synchronous Serial Port PL022 Revision: r1p3 Technical Reference Manual Copyright 2000, 2001, 2009. All rights reserved. ARM DDI 0194E ARM PrimeCell Synchronous Serial Port (PL022) Technical Reference Manual Copyright © 2000, 2001, 2009. All rights reserved.
|
Original
|
PL022)
0194E
PL022
PL021
0194E
axi to apb bridge
AMBA APB spi
|
PDF
|
M2GL150T-1FCG1152I
Abstract: No abstract text available
Text: Product Brief IGLOO2 FPGAs Microsemi’s IGLOO 2 FPGAs integrate fourth generation flash-based FPGA fabric and high performance communications interfaces on a single chip. The IGLOO2 family is the industry’s lowest power, most reliable and highest security programmable logic
|
Original
|
51700121PB-1/6
M2GL150T-1FCG1152I
|
PDF
|
Untitled
Abstract: No abstract text available
Text: Features • Utilizes the ARM7TDMI ARM Thumb® Processor - High-performance 32-bit RISC architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE In Circuit Emulation • 2/8K bytes Internal RAM • Fully programmable External Bus Interface (EBI)
|
OCR Scan
|
32-bit
16-bit
8/16-bit
M63X00
AT91M63200-25AC
M63200-25AI
AT91M63800-25AC
M63800-25AI
|
PDF
|
edi pb10
Abstract: edi pb20
Text: Features * Utilizes the ARM7TDMI ARM Thumb® Processor - High-performance 32-bit RISC architecture - High-density 16-bit Instruction Set - Leader in MIPS/Watt - Embedded ICE In Circuit Emulation * 2/8K bytes Internal RAM * Fully programmable External Bus Interface (EBI)
|
OCR Scan
|
32-bit
16-bit
8/16-bit
edi pb10
edi pb20
|
PDF
|