Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SPECIFICATIONS OF BASIC LOGIC GATES 74 SERIES Search Results

    SPECIFICATIONS OF BASIC LOGIC GATES 74 SERIES Result Highlights (6)

    Part ECAD Model Manufacturer Description Download Buy
    TB67H481FTG Toshiba Electronic Devices & Storage Corporation Stepping and Brushed Motor Driver /Bipolar Type / Vout(V)=50 / Iout(A)=3.0 / IN input type / VQFN32 Visit Toshiba Electronic Devices & Storage Corporation
    74HC4053FT Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, SPDT(1:2)/Analog Multiplexer, TSSOP16B, -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    DCL541A01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=3:1) / Default Output Logic: Low / Input disable Visit Toshiba Electronic Devices & Storage Corporation
    DCL542H01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=2:2) / Default Output Logic: High / Output enable Visit Toshiba Electronic Devices & Storage Corporation
    74HC4051FT Toshiba Electronic Devices & Storage Corporation CMOS Logic IC, SP8T(1:8)/Analog Multiplexer, TSSOP16B, -40 to 125 degC Visit Toshiba Electronic Devices & Storage Corporation
    DCL541B01 Toshiba Electronic Devices & Storage Corporation Digital Isolator / VDD=2.25~5.5V / 150Mbps / 4 channel(F:R=3:1) / Default Output Logic: High / Input disable Visit Toshiba Electronic Devices & Storage Corporation

    SPECIFICATIONS OF BASIC LOGIC GATES 74 SERIES Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    full adder circuit using nor gates

    Abstract: full subtractor circuit using nand gate full subtractor circuit using nor gates full subtractor circuit using decoder 8 bit carry select adder verilog codes half adder 74 full subtractor circuit nand gates 8 bit subtractor 3 bit carry select adder verilog codes full subtractor circuit using nand gates
    Text: CLA70000 Series High Density CMOS Gate Arrays DS2462 Recent advances in CMOS processing technology and improvements in design architecture have led to the development of a new generation of array-based ASIC products with vastly improved gate integration densities. This


    Original     		PDF CLA70000 DS2462 full adder circuit using nor gates full subtractor circuit using nand gate full subtractor circuit using nor gates full subtractor circuit using decoder 8 bit carry select adder verilog codes half adder 74 full subtractor circuit nand gates 8 bit subtractor 3 bit carry select adder verilog codes full subtractor circuit using nand gates

    full subtractor circuit using decoder

    Abstract: full subtractor circuit using nor gates tdb 158 dp VHDL program 4-bit adder 8 bit carry select adder verilog codes full subtractor circuit using nand gate full adder circuit using nor gates full subtractor circuit using nand gates full subtractor circuit nand gates 0-99 counter by using 4 dual jk flip flop
    Text: CLA70000 Series High Density CMOS Gate Arrays DS2462 Recent advances in CMOS processing technology and improvements in design architecture have led to the development of a new generation of array-based ASIC products with vastly improved gate integration densities. This


    Original     		PDF CLA70000 DS2462 full subtractor circuit using decoder full subtractor circuit using nor gates tdb 158 dp VHDL program 4-bit adder 8 bit carry select adder verilog codes full subtractor circuit using nand gate full adder circuit using nor gates full subtractor circuit using nand gates full subtractor circuit nand gates 0-99 counter by using 4 dual jk flip flop

    8 bit carry select adder verilog codes

    Abstract: full subtractor circuit using decoder 3 bit carry select adder verilog codes tdb 158 dp gec plessey semiconductor full subtractor circuit using nor gates full adder circuit using nor gates mc2870 VHDL program 4-bit adder 8 bit subtractor
    Text: THIS DOCUMENT IS FOR MAINTENANCE PURPOSES ONLY AND IS NOT RECOMMENDED FOR NEW DESIGNS MARCH 1992 2462 - 3.1 CLA70000 SERIES HIGH DENSITY CMOS GATE ARRAYS Supersedes January 1992 edition - version 2.1 Recent advances in CMOS processing technology and improvements in design architecture have led to the


    Original     		PDF CLA70000 8 bit carry select adder verilog codes full subtractor circuit using decoder 3 bit carry select adder verilog codes tdb 158 dp gec plessey semiconductor full subtractor circuit using nor gates full adder circuit using nor gates mc2870 VHDL program 4-bit adder 8 bit subtractor

    full subtractor circuit nand gates

    Abstract: 8 bit carry select adder verilog codes PLESSEY CLA low power and area efficient carry select adder v 32 bit barrel shifter vhdl advantages of master slave jk flip flop half adder 74 full subtractor circuit using nand gate 0-99 counter by using 4 dual jk flip flop 3 bit carry select adder verilog codes
    Text: AUGUST 1992 2462 - 4.0 CLA70000 SERIES HIGH DENSITY CMOS GATE ARRAYS Supersedes March 1992 edition - version 3.1 Recent advances in CMOS processing technology and improvements in design architecture have led to the development of a new generation of array-based ASIC


    Original     		PDF CLA70000 full subtractor circuit nand gates 8 bit carry select adder verilog codes PLESSEY CLA low power and area efficient carry select adder v 32 bit barrel shifter vhdl advantages of master slave jk flip flop half adder 74 full subtractor circuit using nand gate 0-99 counter by using 4 dual jk flip flop 3 bit carry select adder verilog codes

    dc cdi schematic diagram

    Abstract: cdi schematic DD139 Newmarket Microsystems cdi schematic diagram Newmarket Transistors DD240 DD193 level shifter from TTL to CMOS bidirectional Newmarket Transistors 275
    Text: ^ 1 ^ 1 CSB8000 SERIES HCMOS Channelless Logic Arrays C A LIFO R N IA DEVICES IN C . PRELIMINARY DATA SHEET November 1987 CSB8000 SERIES FAMILY ORGANIZATION PRODUCT FEATURES • High performance 1.5/tm silicon gate HCMOS technology. Total Pads I/O Pads


    OCR Scan     		PDF CSB8000 11-87/Printed dc cdi schematic diagram cdi schematic DD139 Newmarket Microsystems cdi schematic diagram Newmarket Transistors DD240 DD193 level shifter from TTL to CMOS bidirectional Newmarket Transistors 275

    GP144

    Abstract: No abstract text available
    Text: GEC P L E S S E Y Is e m i c o n d u c t o r s MARCH 1992 ! 2462 - 3.1 CLA70000 SERIES HIGH DENSITY CMOS GATE ARRAYS S u persedes Jan uary 1992 edition R ecent advances in CMOS processing technology and im p ro vem e nts in design a rch ite ctu re have led to the


    OCR Scan     		PDF CLA70000 GP144

    INVP inverter

    Abstract: No abstract text available
    Text: October 1989 PRELIMINARY OPEN ASIC DATA SHEET RADIATION TOLERANT LIBRARY MBRT GATE ARRAY SERIES - 2\xJ2 METAL LAYERS MB 0850RT - MB 1300RT - MB 2000RT - MB 2700RT - MB 3200RT MB 4000RT - MB 5000RT - MB 6600RT - MB 7500RT FEATURES ON CHIP SPECIAL FUNCTION - test mode


    OCR Scan     		PDF 0850RT 1300RT 2000RT 2700RT 3200RT 4000RT 5000RT 6600RT 7500RT INVP inverter

    dc cdi schematic diagram

    Abstract: ac cdi schematic diagram cdi schematic oz 8602 gm dm165 DM240 cdi schematics CMOS 4000 Series family databook DM195 DM273
    Text: cot CHA SERIES HCMOS ,TM Channelless Logic Arrays C A LIFO R N IA D EVICES IN C. <v < *> *& 005373 November 1986 AJ A - A i c 9 x PRODUCT FEATURES CHA SERIES FAMILY ORGANIZATION -c o o • High performance 2 ¡im silicon gate HCMOS technology. Part Num ber


    OCR Scan     		PDF 9957S> 8602-R1 5M11-86/Printed dc cdi schematic diagram ac cdi schematic diagram cdi schematic oz 8602 gm dm165 DM240 cdi schematics CMOS 4000 Series family databook DM195 DM273

    full subtractor circuit using decoder and nand ga

    Abstract: PLESSEY CLA LC28 full adder 2 bit ic GP144
    Text: RUG 1 .6 'M 1992 GEC PLESS EY . AUGUST 1992 S E M I C O N D U C T O R S CLA70000 SERIES HIGH DENSITY CMOS GATE ARRAYS S u p e rs e d e s M a rc h 1 9 9 2 ed itio n Recent advances in CMOS processing technology and im provem ents in design a rch ite ctu re have led to the


    OCR Scan     		PDF CLA70000 full subtractor circuit using decoder and nand ga PLESSEY CLA LC28 full adder 2 bit ic GP144

    H7442

    Abstract: Matra-Harris Semiconductor
    Text: MB GATE ARRAY SERIES 2/t/2 METAL LAYERS M ÌM ÌIII /MATRA' HARRIS SEMICONDUCTOR MB 850 • MB 1300 • MB 2000 MB 2700 • MB 4000 - MB 5000 -MB 7500 MAY 1986 PR B LÎISIÈ S A R V Features MACRO CELL LIBRARY EXTENSION CAPABILITY : - COMBINATIONAL AND SEQUENTIAL


    OCR Scan     		PDF

    Matra-Harris Semiconductor

    Abstract: MB-7500 pn sequence generator using d flip flop H749 H741 matra harris gate array H7444 INVP inverter MB-4000 multi 9 ihp 1c
    Text: MB GATE ARRAY SERIES 2/J2 METAL LAYERS Illììlilll //ATRA•HAI<’RISSEMICONullUOR MB 850 - MB 1300 - MB 2000 MB 2700 - MB 4000 - MB 5000 -MB 7500 MAY 1986 ¡U M IN À H V Features MACRO CELL LIBRARY EXTENSION CAPABILITY : - COMBINATIONAL AND SEQUENTIAL


    OCR Scan     		PDF

    fairchild military nand gates

    Abstract: 7400 fan-out cmos
    Text: O T National ÆjA Semiconductor F G C Series Advanced 2-Micron C M O S Gate Array Family Description Array Organization The FGC Series is an advanced, high performance CMOS gate array fam ily designed for LSI implementation of existing discrete logic systems


    OCR Scan     		PDF FGC6000 fairchild military nand gates 7400 fan-out cmos

    A138G2

    Abstract: t166h TTL catalog binary counters with D-flip flop 2-bit adder layout ON48 nand gate layout Q6600C T175 AN14
    Text: } /i i s 000966 PRELIMINAR rfm c . DEVICE SPECIFICATION A P P L IE D M IC R O C IR C U IT S C O R P O R A T IO N Q6000 SERIES CMOS GATE ARRAYS FEATURES^ TECHNOLOGY _ Q6000 series arrays feature 2 ^ i l i c o n gate CMOS w ith 4wo^ level" metalizatiop? offering h ig n p e rfo rm a n c e and up to 85%


    OCR Scan     		PDF Q6000 Q1400C Q6600C. A138G2 t166h TTL catalog binary counters with D-flip flop 2-bit adder layout ON48 nand gate layout Q6600C T175 AN14

    transistor bL P09

    Abstract: MB625xxx mb62xxxx mb620 transistor phl 218 MB623xxx mb625 MB624xxx N4KD FPT-70P-M
    Text: FUJITSU MIC R OE LE CT RON IC S 23E D 374=17132 0 0 1 0 2 5 3 7 _ F U JITSU T - 4 2 - 4 U UHB SERIES 1.5// CMOS GATE ARRAYS K _ MB62XXXX MB60XXXX September 1988 Edition 1.1 DESCRIPTION The UHB series of 1.5-mlcron CMOS gate arrays Is a highly Integrated low-power, ultra high-speed product family that derives Its


    OCR Scan     		PDF MB62XXXX MB60XXXX T-160P F160001S-2C 40-LEAD OIP-40P-M U1M1T60 D40008S-1Ç transistor bL P09 MB625xxx mb620 transistor phl 218 MB623xxx mb625 MB624xxx N4KD FPT-70P-M

    74ls82

    Abstract: 74245 BIDIRECTIONAL BUFFER IC 74ls150 ph 4531 diode 4583 dual schmitt trigger ic D flip flop 7474 74245 BUFFER IC ic 7483 BCD adder data sheet ic 74139 Quad 2 input nand gate cd 4093
    Text: General Features The SCxD4 series of high perform ance CM O S gate arrays offers the user the ability to realise custom ised VLSI inte­ grated circuits featuring the speed perform ance previously obtainable only with bipo lar tech nolog ies whilst retaining all


    OCR Scan     		PDF

    Untitled

    Abstract: No abstract text available
    Text: 6EC PLESSEY SEHICONDS 31E D • 37bô5E5 0011735 1 ■ 'T '4 Z - I~ 0 S • PLESSEY S E M IC O N D U C T O R S ■- ■■ ■ — JUNE1"° ULA DS SERIES HIGH PERFORMANCE ARRAYS FOR 100MHz DIGITAL ASIC SYSTEMS (Supersedes May 1989 edition Plessey Semiconductors DS Series of ULAs has been


    OCR Scan     		PDF 100MHz

    Untitled

    Abstract: No abstract text available
    Text: F10K VOLTAGE COMPENSATED ECL SERIES GENERAL DESCRIPTION — Fairchild F10K Series Emitter Coupled Logic ECL circuitsare high speed, low power logic elements intended for use in high speed systems such as central processors, memory controllers, peripheral equipment, instrumentation and digital communication systems.


    OCR Scan     		PDF

    Q24060

    Abstract: transistor D1303 m1-6116 Q24008
    Text: ADVANCE DEVICE SPECIFICATION Q24000 SERIES BiCMOS LOGIC ARRAYS DESCRIPTION The AMCC Q24000 Series of BiCM OS logic arrays is comprised of six products with densities of 760, 2160, 5760, 9072, 13,440 and 27,520 equivalent gates. The series is optimized to provide CM OS densities with


    OCR Scan     		PDF Q24000 /D1303-0790 Q24060 transistor D1303 m1-6116 Q24008

    Untitled

    Abstract: No abstract text available
    Text: JUNE 1990 PLESSEY SEMICONDUCTORS : ULA DS SERIES HIGH PERFORMANCE ARRAYS FOR 100MHz DIGITAL ASIC SYSTEMS Supersedes May 1989 edition Plessey Semiconductors DS Series o f ULAs has been developed specifically to provide a low power ASIC solution for systems with speed requirements to over 100MHz and


    OCR Scan     		PDF 100MHz 100MHz 250MHz

    LL9000

    Abstract: 7400 series logic gates IC TTL 7400 quiescent power
    Text: L S I L OGI C CORP TO D E | S3D4ÖD4 0 DQ D Ö 7 0 7 | ' 90D 00870 LSI Logic Corporation 1551 McCarthy Blvd Milpitas CA 95035 LL9000 Series HCMOS Logic Arrays 408.433.8000 Telex 172153 The LL9000 series of silicon-gate HCMOS logic arrays from LSI Logic Corporation exhibits bipolar speeds,


    OCR Scan     		PDF LL9000 C0037 7400 series logic gates IC TTL 7400 quiescent power

    cc770

    Abstract: 132-LDCC D6011 cc-575 Q24008
    Text: DEVICE SPECIFICATION BiCMOS LOGIC ARRAYS Q24000 DESCRIPTION The AMCC Q24000 Series of BiCMOS logic ar­ rays is comprised of six products with densities ranging from 720 to 13440 equivalent gates in­ cluding a structured array with a high perfor­ mance Phase-Locked Loop*. The series is


    OCR Scan     		PDF AMCCQ24000 Q24000 cc770 132-LDCC D6011 cc-575 Q24008

    cq24-000

    Abstract: Q24060 98l18
    Text: Sfe- -<•' m2 DEVICE SPECIFICATION SERIES BiCMOS LOGIC ARRAYS Q24000 DESCRIPTION The AMCC Q24000 Series of BiCMOS logic arrays is comprised of six products with densities ranging from 720 to 13440 equivalent gates including a structured array with a high performance Phase-Locked Loop*.


    OCR Scan     		PDF Q24000 Q24000 A7D1320-0892 755-AMCC cq24-000 Q24060 98l18

    Untitled

    Abstract: No abstract text available
    Text: FU JITSU UHB SERIES 1.5p CMOS GATE ARRAYS MB62XXXX MB60XXXX Septem ber 1988 Edition 1.1 DESCRIPTION The UHB series o f 1 .5-m icron CMOS gate arrays Is a highly Integrated low -pow er, ultra high-speed product fam ily th a t derives its enhanced perform ance and increased user flexibility fro m the use of a system -proven, dual-colum n gate s tru ctu re and 2-layer


    OCR Scan     		PDF MB62XXXX MB60XXXX FPT-160PM01) 40-LEAD DIP-40P-M01) 54JTYP 40006S-1C

    Untitled

    Abstract: No abstract text available
    Text: VITESSE VSC3K/VSC5K/VSC1OK/VSC15 K / VSC20K8R/VSC30K High Performance FURY Series G a te Arrays FEATURES • Superior performance: High speed/low power • High density channelled architecture up to 100% utilization • Proven 0.8(1 H-GaAs E/D M ESFET process


    OCR Scan     		PDF VSC3K/VSC5K/VSC1OK/VSC15 VSC20K8R/VSC30K VSC30K