Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SPEAR1310 Search Results

    SF Impression Pixel

    SPEAR1310 Price and Stock

    STMicroelectronics SPEAR1310-SI

    MPU SPEAR1310 RISC 64-Bit 600MHz PBGA (Alt: SPEAR1310-SI)
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    Avnet Silica SPEAR1310-SI 13 Weeks 360
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    Buy Now

    SPEAR1310 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: SPEAr1310 Dual-core Cortex A9 embedded MPU for communications Data brief Features • CPU subsystem: – 2x ARM Cortex A9 cores, up to 600 MHz – Supporting both symmetric SMP and asymmetric (AMP) multiprocessing – 32+32 KB L1 Instructions/Data cache per


    Original
    PDF SPEAr1310 64-bit DDR2-800/DDR3-1066 16/32y

    Untitled

    Abstract: No abstract text available
    Text: SPEAr1310 Dual-core Cortex A9 embedded MPU for communications Data brief Features • CPU subsystem: – 2x ARM Cortex A9 cores, up to 600 MHz – Supporting both symmetric SMP and asymmetric (AMP) multiprocessing – 32+32 KB L1 Instructions/Data cache per


    Original
    PDF SPEAr1310 64-bit DDR2-800/DDR3-1066 16/32y

    cortex a9 specification

    Abstract: Cortex A9 instruction set Dual-core ARM Cortex-A9 CPU spear1310 led matrix 16X32 china cortex a9 arm cortex a9 ARM v7 cortex a9 block diagram led matrix 16X32 axi compliant ddr3 controller
    Text: SPEAr1310 Dual-core Cortex A9 embedded MPU for communications Data brief Features • CPU subsystem: – 2x ARM Cortex A9 cores, up to 600 MHz – Supporting both symmetric SMP and asymmetric (AMP) multiprocessing – 32+32 KB L1 Instructions/Data cache per


    Original
    PDF SPEAr1310 64-bit DDR2-800/DDR3-1066 cortex a9 specification Cortex A9 instruction set Dual-core ARM Cortex-A9 CPU spear1310 led matrix 16X32 china cortex a9 arm cortex a9 ARM v7 cortex a9 block diagram led matrix 16X32 axi compliant ddr3 controller