Untitled
Abstract: No abstract text available
Text: VL82C322 POWER MANAGEMENT UNIT V / V E R V IE W The VL82C322 Power Managment Unit PMU from VLSI Technology, Inc., dramatically reduces overall system power consumption and provides special features for laptop/notebook PC/AT -compatible computers. The power
|
OCR Scan
|
PDF
|
VL82C322
|
delco ic
Abstract: Sorep SA
Text: VLSI T e c h n o l o g y , i n c . VP18322 T3PM Dual DS3 Framer/Performance Monitor FEATURES • Integrates two full-featured DS3 framer/performance monitors • Decodes a B3ZS-encoded signal and indicates line code violations • Frames to an M23 or C-bit parity
|
OCR Scan
|
PDF
|
VP18322
delco ic
Sorep SA
|
VL82c311
Abstract: VL82C48 vl82c486
Text: VL82C425 CACHE MEMORY CONTROLLER O v e r v ie w VLSI Technology, Inc.'s VL82C425 is a high-performance, highintegration, single-chip secondlevel cache memory controller for use in the design of 486-based PC/AT-compatible systems. When used with the VLSI SC486
|
OCR Scan
|
PDF
|
VL82C425
VL82C425
486-based
SC486â
VL82C486,
VL82c311
VL82C48
vl82c486
|
VL82c311
Abstract: vl82c486 386DX motherboard Phoenix BIOS VL82C486 bios VL82C310 VL82C311L topcat 386dx bios Phoenix BIOS VL82C486 bios setup vl82c380
Text: VL82C380 SINGLE-CHIP 386DX PC/AT ISA CONTROLLER WITH ON-CHIP CACHE CONTROLLER O v e r v ie w VLSI Technology, Inc.’s VL82C380 is a highly integrated 32-bit single-chip PC/AT controller with on-chip cache controller designed for use in 386DX-based ISA systems operating at up to 40
|
OCR Scan
|
PDF
|
VL82C380
386DX
32-bit
VL82c311
vl82c486
386DX motherboard
Phoenix BIOS VL82C486 bios
VL82C310
VL82C311L
topcat
386dx bios
Phoenix BIOS VL82C486 bios setup
|
z351
Abstract: SOREP Datasheet of ic 7660 "VLSI Technology Inc." 7442 pin diagram fn521 NE 7555 vlsi technology VP14374QC ANSI T1.403 CISCO
Text: fee 2 VLSI T e c h n o lo g y , in c . VP14374 QFDL QUAD FACILITY DATA LINK TRANSCEIVER FEATURES DESCRIPTION • Integrates four full-duplex HDLC data link interfaces in a single device The VP14374 QFDL Quad Facility Data Link Transceiver provides termination of
|
OCR Scan
|
PDF
|
VP14374
68-pin
C1991
z351
SOREP
Datasheet of ic 7660
"VLSI Technology Inc."
7442 pin diagram
fn521
NE 7555
vlsi technology
VP14374QC
ANSI T1.403 CISCO
|
laptop MOTHERBOARD Chip Level MANUAL
Abstract: VL82c311 topcat ibm schematics 80286 80286 microprocessor schematics VL82C106 computer schematics 80286 80286 memory management motherboard laptop schematics vlsi 386sx
Text: V L S I TEC HNOLOGY INC 47E D B =1300347 GODbflEfl ^ B V T I 'TOPCAT286/386SX" PC/AT-COMPATIBLE CHIP SET The TOPCAT 286/386SX chip set from VLSI Technology, Inc., is a very high-integration chip set for use in the design of PC/AT -compatible based systems. This chip
|
OCR Scan
|
PDF
|
OPCAT286/386SX"
286/386SX
80386SX
laptop MOTHERBOARD Chip Level MANUAL
VL82c311
topcat
ibm schematics 80286
80286 microprocessor schematics
VL82C106
computer schematics 80286
80286 memory management
motherboard laptop schematics
vlsi 386sx
|
91667
Abstract: No abstract text available
Text: VLSI T ec h n o lo g y , in c . ADVANCE INFORMATION VP16341 E1XC CEPT E1 TRANSCEIVER FEATURES • Integrates a full-featured C E P T E1 transceiver in a single device with analog circuitry for receiving and transmitting D S X -1 A or G .7 0 3 2048 kbits per second compatible signals
|
OCR Scan
|
PDF
|
VP16341
91667
|
VL82C331-FC
Abstract: VL82c311 VL82C332-FC 386DX motherboard scamp VLB2C386-SET laptop MOTHERBOARD Chip Level MANUAL VL82C331FC topcat 386sX Single Board Computer
Text: O v e r v ie w The TOPCAT 386DX chip set from VLSI Technology, Inc., is a very high-integration chip set for use in the design of PC/AT -compatible based systems. This chip set is intended for use in 80386DX microprocessor-based systems with clock speeds from 16 to
|
OCR Scan
|
PDF
|
386DX
80386DX
PB-001B
VL82C331-FC
VL82c311
VL82C332-FC
386DX motherboard
scamp
VLB2C386-SET
laptop MOTHERBOARD Chip Level MANUAL
VL82C331FC
topcat
386sX Single Board Computer
|
Cyrix 486dx
Abstract: VL16C451
Text: SCAMP IILOW-POWER NOTEBOOK CHIP SET c in O v e r v ie w The VL82C315A SCAMP II System Controller and the VL82C322A SCAMP Power Management Unit PMU provide a high-performance, low-chip count, low-power 16-bit notebook solu tion. These devices support fullystatic AMD Am386™ and Cyrix
|
OCR Scan
|
PDF
|
VL82C315A
VL82C322A
16-bit
Am386â
Cx486SLCâ
386SX-based
387SXcompatible
Cyrix 486dx
VL16C451
|
IESS-308 sCRAMBLER
Abstract: BIT 31936 scrambler satellite v.35 Viterbi Trellis Decoder texas IESS309 IESS-309 33-/BIT 31936
Text: VLSI Tech n o lo gy , in c . VP17018 RPFEC FORWARD ERROR CORRECTION CIRCUIT FEATURES • Optional selection of differential encoding/decoding insertion for operation at code rates up to 7/8 • Integrates a full-featured convo lutional encoder and a Viterbi
|
OCR Scan
|
PDF
|
VP17018
VP17018-256
VP17018-2500
IESS-308 sCRAMBLER
BIT 31936
scrambler satellite v.35
Viterbi Trellis Decoder texas
IESS309
IESS-309
33-/BIT 31936
|
R/CHN 041 diode
Abstract: No abstract text available
Text: V L S I Te c h n o l o g y in c . VGT300 SERIES 1.0-MICRON GATE ARRAY SERIES FEATURES ^ s • Advanced f.O microij/idrawn silicon gate'technutbgy • Seven array sizes from 30,300 to 246,500 available gates • Continuous Gate architecture for maximum layout efficiency
|
OCR Scan
|
PDF
|
VGT300
R/CHN 041 diode
|
BIT 31936
Abstract: Luscombe Engineering
Text: VLSI T ec h n o lo g y , in c . VP14374 QFDL QUAD FACILITY DATA LINK TRANSCEIVER FEATURES DESCRIPTION • Integrates four full-duplex HDLC data link interfaces in a single device The VP14374 QFDL Quad Facility Data Link Transceiver provides termination of
|
OCR Scan
|
PDF
|
VP14374
68-pin
1S0125-001
BIT 31936
Luscombe Engineering
|
TR-TSY-000312
Abstract: Delco tt 2222 Datasheet sorep Nippon capacitors Electra s.r.l. vlsi technology VP14312QC vlsi tech
Text: -ì ? yH f i p VLSI T ec h n o lo g y , in c . ADVANCE INFORMATION VP14312 DDSX DUAL DSX-1 LINE INTERFACE UNIT FEATURES • Generates and detects programmable in-band loopback code sequences in both framed and unframed DS-1 streams • Integrates two duplex DSX-1
|
OCR Scan
|
PDF
|
VP14312
1S011
TR-TSY-000312
Delco
tt 2222 Datasheet
sorep
Nippon capacitors
Electra s.r.l.
vlsi technology
VP14312QC
vlsi tech
|
VLSI Technology
Abstract: kt 714 schematic transistor modul trigger pt6005 vlsi design physical verification VGT300 "VLSI Technology Inc." PT6055 GAH 521 fabrimex
Text: V L S I T ec h n o lo g y , in c . VGT300 SERIES 1.0-MICRON GATE ARRAY SERIES FEATURES s • Advanced f.O microp/fdrawn silicon gate'techrrology • Seven array sizes from 30,300 to 246,500 available gates • Continuous Gate architecture for maximum layout efficiency
|
OCR Scan
|
PDF
|
VGT300
VLSI Technology
kt 714
schematic transistor modul trigger
pt6005
vlsi design physical verification
"VLSI Technology Inc."
PT6055
GAH 521
fabrimex
|
|
|
Untitled
Abstract: No abstract text available
Text: VT6288H L • VT6289H(L) ADVANCE INFORMATION VT6290H • VT6291H V L S I T e c h n o lo g y inc. 1 6 ,3 8 4 x 4 S R A M FEATURES • High-speed access and cycle times: 15, 20, 25, and 35 ns • 24-lead, 300 mil SOJ package (VT6288H/88HL, VT6289H/89HL, VT6290H, VT6291H)
|
OCR Scan
|
PDF
|
VT6288H
VT6289H
VT6290H
VT6291H
24-lead,
VT6288H/88HL,
VT6289H/89HL,
VT6290H,
VT6291H)
VT6289H/89HL
|
circuit diagram for speed control for highways
Abstract: VF-8X tt 3043 transistor tt 2222 vlsi technology LA 7555 SERIAL, strobe,clock INPUT PARALLEL sj 3159 TT 2222 VL7C116-QC
Text: l'i.XÄ 2 6 ÎÎK1 VLSI T ech no lo gy , in c . PRELIMINARY VL7C116 DIGITAL SWITCH MEMORY INTERFACE DSMI FEATURES • Allows easy implementation of digital PCM (Pulse Code Modulation) time slot switch capable of routing any 8-bit time slot of any of the 16 Incoming PCM highways
|
OCR Scan
|
PDF
|
VL7C116
2048-polnt
circuit diagram for speed control for highways
VF-8X
tt 3043
transistor tt 2222
vlsi technology
LA 7555
SERIAL, strobe,clock INPUT PARALLEL
sj 3159
TT 2222
VL7C116-QC
|
pcm slot
Abstract: ta 8375
Text: VLSI Tech no lo gy , in c . PRELIMINARY VL7C116 DIGITAL SWITCH MEMORY INTERFACE DSMI FEATURES • Allows easy implementation of digital PCM (Pulse Code Modulation) time slot switch • Control lines readily permit operation for non-PCM applications capable of routing any 8-bit tim e slot of
|
OCR Scan
|
PDF
|
2048-point
pcm slot
ta 8375
|
Untitled
Abstract: No abstract text available
Text: VLSI T ec h n o lo g y , in c . VP14322 DXPM DUAL DSX-1 PERFORMANCE MONITOR FEATURES • Integrates tw o full-featured T 1 performance monitors in a single device • Provides an HDLC interface for terminating the ESF or ZBTSI data link • Recovers clock and data and
|
OCR Scan
|
PDF
|
VP14322
|
traco tme
Abstract: VT7132A keyes
Text: V L S I Technology , in g PRELIMINARY FUNCTIONAL DESCRIPTION The V T 713 2A and V T 7142A are 16,384-bit d ual-po rt R A M s that feature tw o separate ports. Each allow s in dependent a ccess for reading or w riting to any location in the m em ory. PORT ENABLING
|
OCR Scan
|
PDF
|
VT7132A*
VT7142A
384-bit
traco tme
VT7132A
keyes
|
TEK 461
Abstract: SK TME 86 i on VM009-B 2272 m4 "vlsi technology" VM009 book cook
Text: MW 4 Mi V L S I Tech no lo gy , in c . VM009 HIGH-SPEED DES DEVICE FEATURES • Supports three ciphering operations: - Electronic Codebook ECB - Cipher Block Chaining (CBC) - Cipher Feedback (CFB) • Three data ports - Master Port - Slave Port - Auxiliary Port
|
OCR Scan
|
PDF
|
VM009
40-lead
44-lead
VM009
TEK 461
SK TME 86 i on
VM009-B
2272 m4
"vlsi technology"
book cook
|
Untitled
Abstract: No abstract text available
Text: m VLSI T ec h n o lo g y in c . ADVANCE INFORMATION VP14335/14574 T1/E1 Line Interface Unit FEATURES APPLICATIONS DESCRIPTION • Analog PCM line interface for T 1 and E1 PCM-30 applications • Clock recovery functions using a 6.176 MHz Crystal Oscillator
|
OCR Scan
|
PDF
|
VP14335/14574
PCM-30)
VP14335
VP14574
TR62411)
|
VL16C450
Abstract: VL16C550 Delco 195 sorep s3607 MSR 200 VL16C550PC
Text: VLSI Tech no lo gy , in c . VL16C550 ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFOs FEATURES DESCRIPTION • Fully compatible with VL16C450 ACE The VL16C550 is an asynchronous communications element ACE that is functionally equivalent to the VL16C450, and additionally incorpo
|
OCR Scan
|
PDF
|
VL16C550
VL16C450
VL16C550
Delco 195
sorep
s3607
MSR 200
VL16C550PC
|
vl16c552
Abstract: lpt port direction bit 5
Text: VLSI Tech n o lo gy , in c . VL16C552 DUAL ASYNCHRONOUS COMMUNICATIONS ELEMENT WITH FIFO FEATURES • Three-state TTL drive for the data and control bus on each channel • IBM PC/AT -compatible • Two VL16C550 ACEs • Hardware and software compatible with VL16C452 and VL16C452B
|
OCR Scan
|
PDF
|
VL16C552
VL16C550
VL16C452
VL16C452B
VL16C552
lpt port direction bit 5
|
vl82c486
Abstract: Phoenix BIOS VL82C486 bios Phoenix BIOS VL82C486 bios setup KB 7780 the-VL82C486 VL82C48 65ZD tag 8622 TAG7_ equivalent TAG3_ equivalent
Text: i-1* 3 i TO VLSI T ech n o lo g y , in c. ADVANCE INFORMATION VL82C425 486 CACHE CONTROLLER FEATURES • Single chip second-level cache control ler optimized for use with the VL82C486 System Controller • Look-aside architecture allows cache to be board-level option
|
OCR Scan
|
PDF
|
VL82C425
VL82C486
Phoenix BIOS VL82C486 bios
Phoenix BIOS VL82C486 bios setup
KB 7780
the-VL82C486
VL82C48
65ZD
tag 8622
TAG7_ equivalent
TAG3_ equivalent
|