Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SN74SSTU32866 Search Results

    SF Impression Pixel

    SN74SSTU32866 Price and Stock

    Rochester Electronics LLC SN74SSTU32866ZKER

    D FLIP-FLOP
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74SSTU32866ZKER Bulk 12,000 32
    • 1 -
    • 10 -
    • 100 $9.42
    • 1000 $9.42
    • 10000 $9.42
    		Buy Now

    Texas Instruments SN74SSTU32866ZKER

    IC 25BIT CONFIG REG BUFF 96-BGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74SSTU32866ZKER Reel 1,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 $10.38932
    • 10000 $10.38932
    		Buy Now
    Rochester Electronics SN74SSTU32866ZKER 12,000 1
    • 1 $9.06
    • 10 $9.06
    • 100 $8.52
    • 1000 $7.7
    • 10000 $7.7
    		Buy Now

    Texas Instruments SN74SSTU32866GKER

    IC 25BIT CONFIG REG BUFF 96LFBGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74SSTU32866GKER Reel 1,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 $8.74107
    • 10000 $8.74107
    		Buy Now
    Quest Components SN74SSTU32866GKER 20
    • 1 $11
    • 10 $8.25
    • 100 $8.25
    • 1000 $8.25
    • 10000 $8.25
    		Buy Now

    Texas Instruments SN74SSTU32866AZKER

    IC 25BIT CONFIG REG BUFF 96-BGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74SSTU32866AZKER Reel 1,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 $8.74107
    • 10000 $8.74107
    		Buy Now

    SN74SSTU32866 Datasheets (12)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    SN74SSTU32866 Texas Instruments 25-Bit Configurable Registered Buffer With Address-Parity Test Original PDF
    SN74SSTU32866A Texas Instruments 25-Bit Configurable Registered Buffer With Address-Parity Test Original PDF
    SN74SSTU32866AGKER Texas Instruments 25-Bit Configurable Registered Buffer With Address-Parity Test Original PDF
    SN74SSTU32866AGKER Texas Instruments 25-Bit Configurable Registered Buffer With Address-Parity Test 96-LFBGA 0 to 70 Original PDF
    SN74SSTU32866AZKER Texas Instruments 25-Bit Configurable Registered Buffer With Address-Parity Test Original PDF
    SN74SSTU32866AZKER Texas Instruments 25-Bit Configurable Registered Buffer With Address-Parity Test 96-LFBGA 0 to 70 Original PDF
    SN74SSTU32866GKER Texas Instruments SN74SSTU32866 - IC SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96, PLASTIC, LFBGA-96, FF/Latch Original PDF
    SN74SSTU32866GKER Texas Instruments 25-Bit Configurable Registered Buffer With Address-Parity Test Original PDF
    SN74SSTU32866GKER Texas Instruments 25-Bit Configurable Registered Buffer With Address-Parity Test 96-LFBGA 0 to 70 Original PDF
    SN74SSTU32866ZKER Texas Instruments SN74SSTU32866 - 25-Bit Configurable Registered Buffer With Address-Parity Test 96-LFBGA 0 to 70 Original PDF
    SN74SSTU32866ZKER Texas Instruments 25-Bit Configurable Registered Buffer With Address-Parity Test 96-LFBGA 0 to 70 Original PDF
    SN74SSTU32866ZKER Texas Instruments 25-Bit Configurable Registered Buffer With Address-Parity Test Original PDF

    SN74SSTU32866 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32866A 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCAS803A − JUNE 2005 − REVISED NOVEMBER 2007 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32866A SCAS803A 25-Bit 14-Bit

    A115-A

    Abstract: C101 SN74SSTU32866A SN74SSTU32866AZKER
    Text: SN74SSTU32866A 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCAS803 − JUNE 2005 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2


    Original     		PDF SN74SSTU32866A 25BIT SCAS803 25-Bit 14-Bit A115-A C101 SN74SSTU32866A SN74SSTU32866AZKER

    qn2222

    Abstract: No abstract text available
    Text: SN74SSTU32866 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCES564A − APRIL 2004 − REVISED NOVEMBER 2007 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32866 25BIT SCES564A 25-Bit 14-Bit qn2222

    QN2222

    Abstract: 0PPO
    Text: SN74SSTU32866 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCES564 − APRIL 2004 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2


    Original     		PDF SN74SSTU32866 25BIT SCES564 25-Bit 14-Bit QN2222 0PPO

    QN2222

    Abstract: No abstract text available
    Text: SN74SSTU32866A 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCAS803A − JUNE 2005 − REVISED NOVEMBER 2007 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32866A 25BIT SCAS803A 25-Bit 14-Bit QN2222

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32866 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCES564A − APRIL 2004 − REVISED NOVEMBER 2007 D Checks Parity on DIMM-Independent Data D Member of the Texas Instruments D D D D D D D Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32866 SCES564A 25-Bit 14-Bit

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32866 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCES564 − APRIL 2004 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2


    Original     		PDF SN74SSTU32866 25BIT SCES564 25-Bit 14-Bit

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32866 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCES564 − APRIL 2004 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2


    Original     		PDF SN74SSTU32866 25BIT SCES564 25-Bit 14-Bit

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32866A 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCAS803A − JUNE 2005 − REVISED NOVEMBER 2007 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32866A 25BIT SCAS803A 25-Bit 14-Bit

    A115-A

    Abstract: C101 SN74SSTU32866 SN74SSTU32866GKER SU866
    Text: SN74SSTU32866 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCES564 − APRIL 2004 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2


    Original     		PDF SN74SSTU32866 25BIT SCES564 25-Bit 14-Bit A115-A C101 SN74SSTU32866 SN74SSTU32866GKER SU866

    D8-D13

    Abstract: No abstract text available
    Text: SN74SSTU32866A 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCAS803 − JUNE 2005 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2


    Original     		PDF SN74SSTU32866A 25BIT SCAS803 25-Bit 14-Bit D8-D13

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32866A 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCAS803A − JUNE 2005 − REVISED NOVEMBER 2007 D Checks Parity on DIMM-Independent Data D Member of the Texas Instruments D D D D D D D Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32866A SCAS803A 25-Bit 14-Bit

    A115-A

    Abstract: C101 SN74SSTU32866 SN74SSTU32866GKER SU866
    Text: SN74SSTU32866 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCES564A − APRIL 2004 − REVISED NOVEMBER 2007 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32866 25BIT SCES564A 25-Bit 14-Bit A115-A C101 SN74SSTU32866 SN74SSTU32866GKER SU866

    A115-A

    Abstract: C101 SN74SSTU32866 SN74SSTU32866GKER SU866 qn2222
    Text: SN74SSTU32866 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCES564A − APRIL 2004 − REVISED NOVEMBER 2007 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32866 25BIT SCES564A 25-Bit 14-Bit A115-A C101 SN74SSTU32866 SN74SSTU32866GKER SU866 qn2222

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32866A 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCAS803A − JUNE 2005 − REVISED NOVEMBER 2007 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32866A 25BIT SCAS803A 25-Bit 14-Bit

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32866 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCES564A − APRIL 2004 − REVISED NOVEMBER 2007 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32866 25BIT SCES564A 25-Bit 14-Bit

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32866A 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCAS803 − JUNE 2005 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2


    Original     		PDF SN74SSTU32866A 25BIT SCAS803 25-Bit 14-Bit

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32866A 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCAS803A − JUNE 2005 − REVISED NOVEMBER 2007 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32866A 25BIT SCAS803A 25-Bit 14-Bit

    3 input OR Gate

    Abstract: 7 inputs OR gate A115-A C101 SN74SSTU32866 SN74SSTU32866GKER SU866
    Text: SN74SSTU32866 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCES564 − APRIL 2004 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2


    Original     		PDF SN74SSTU32866 25BIT SCES564 25-Bit 14-Bit 3 input OR Gate 7 inputs OR gate A115-A C101 SN74SSTU32866 SN74SSTU32866GKER SU866

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32866 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCES564A − APRIL 2004 − REVISED NOVEMBER 2007 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32866 25BIT SCES564A 25-Bit 14-Bit

    A115-A

    Abstract: C101 SN74SSTU32866A SN74SSTU32866AZKER
    Text: SN74SSTU32866A 25ĆBIT CONFIGURABLE REGISTERED BUFFER WITH ADDRESSĆPARITY TEST SCAS803A − JUNE 2005 − REVISED NOVEMBER 2007 D Member of the Texas Instruments D D D D D D D D Checks Parity on DIMM-Independent Data Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32866A 25BIT SCAS803A 25-Bit 14-Bit A115-A C101 SN74SSTU32866A SN74SSTU32866AZKER

    schematic diagram atx Power supply 500w

    Abstract: pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS
    Text: QUICK INDEX NEW IN THIS ISSUE! Detailed Index - See Pages 3-24 Digital Signal Processors, iCoupler , iMEMS® and iSensor . . . . . 805, 2707, 2768-2769 Connectors, Cable Assemblies, IC Sockets . . . . . . . . . . . 28-568 RF Connectors . . . . . . . . . . . . . . . . . . . . . . Pages 454-455


    Original     		PDF P462-ND P463-ND LNG295LFCP2U LNG395MFTP5U US2011) schematic diagram atx Power supply 500w pioneer PAL 012A 1000w inverter PURE SINE WAVE schematic diagram 600va numeric ups circuit diagrams winbond bios 25064 TLE 9180 infineon smsc MEC 1300 nu TBE schematic diagram inverter 2000w DK55 circuit diagram of luminous 600va UPS

    INSSTE32882

    Abstract: maxim dallas 2501 P16CV SY100EL16 SN65MLVD201 SN65EPT22 INCU877 INCUA877 ttl crystal oscillator using 7404 P16CV857B
    Text: Clocks and Timing Guide www.ti.com/clocks 2Q 2009 2 Clocks and Timing Guide ➔ Clocks and Timing Selection Tree Clocks by Function Clock Distribution Non- PLL Fanout Buffers PLL Buffers RF Synthesizers Clock Generation General Purpose Generator/Synthesizer


    Original     		PDF

    PI74

    Abstract: PI74SSTU32866 Q13A SN74SSTU32866 SSTU32866
    Text: PI74SSTU32866 25-bit 1:1 or 14-bit 1:2 Configurable Registered Buffer with Parity Product Features Product Description • PI74 SSTU32866 is designed for low-voltage operation, VDD = 1.8V • Supports Low Power Standby Operation • All Inputs are SSTL_18 Compatible, except RST, C0, C1,


    Original     		PDF PI74SSTU32866 25-bit 14-bit SSTU32866 PS8739 PI74 PI74SSTU32866 Q13A SN74SSTU32866