Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SN74SSTU32864 Search Results

    SN74SSTU32864 Result Highlights (1)

    Part ECAD Model Manufacturer Description Download Buy
    SN74SSTU32864NMJR Texas Instruments 500-MHz, 25-bit configurable registered buffer with SSTL_18 inputs and outputs 96-NFBGA 0 to 70 Visit Texas Instruments
    SF Impression Pixel

    SN74SSTU32864 Price and Stock

    Texas Instruments SN74SSTU32864DZKER

    IC 25BIT CONFIG REG BUFF 96-BGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74SSTU32864DZKER Cut Tape 634 1
    • 1 $9.04
    • 10 $7.672
    • 100 $6.925
    • 1000 $6.925
    • 10000 $6.925
    		Buy Now
    SN74SSTU32864DZKER Reel 1,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 $7.55473
    • 10000 $7.55473
    		Buy Now
    Rochester Electronics SN74SSTU32864DZKER 111,768 1
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    Texas Instruments SN74SSTU32864NMJR

    25-BIT CONFIGURABLE REGISTERED B
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74SSTU32864NMJR Cut Tape 1
    • 1 $17.3
    • 10 $17.3
    • 100 $17.3
    • 1000 $17.3
    • 10000 $17.3
    		Buy Now
    SN74SSTU32864NMJR Reel 1,000
    • 1 -
    • 10 -
    • 100 -
    • 1000 $10.89883
    • 10000 $10.89883
    		Buy Now
    SN74SSTU32864NMJR Digi-Reel 1
    • 1 $17.3
    • 10 $17.3
    • 100 $17.3
    • 1000 $17.3
    • 10000 $17.3
    		Buy Now
    Mouser Electronics SN74SSTU32864NMJR 980
    • 1 $17.14
    • 10 $17.12
    • 100 $17.09
    • 1000 $10.81
    • 10000 $10.81
    		Buy Now

    Texas Instruments SN74SSTU32864ZKER

    IC 25BIT CONFIG REG BUFF 96-BGA
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74SSTU32864ZKER Cut Tape
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    SN74SSTU32864ZKER Digi-Reel 1
    • 1 $18.71
    • 10 $18.71
    • 100 $18.71
    • 1000 $18.71
    • 10000 $18.71
    		Buy Now
    SN74SSTU32864ZKER Reel
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Buy Now
    Rochester Electronics SN74SSTU32864ZKER 244,000 1
    • 1 -
    • 10 -
    • 100 -
    • 1000 -
    • 10000 -
    		Get Quote

    Rochester Electronics LLC SN74SSTU32864ZKER

    SN74SSTU32864 25-BIT CONFIGURABL
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74SSTU32864ZKER Bulk 77
    • 1 -
    • 10 -
    • 100 $3.9
    • 1000 $3.9
    • 10000 $3.9
    		Buy Now

    Rochester Electronics LLC SN74SSTU32864GKER

    BUS DRIVER
    Distributors Part Package Stock Lead Time Min Order Qty Price Buy
    DigiKey SN74SSTU32864GKER Bulk 36
    • 1 -
    • 10 -
    • 100 $8.56
    • 1000 $8.56
    • 10000 $8.56
    		Buy Now
    Find more SN74SSTU32864 price and stock on Findchips.com

    SN74SSTU32864 Datasheets (24)

    Part ECAD Model Manufacturer Description Curated Datasheet Type PDF
    SN74SSTU32864 Texas Instruments Original PDF
    SN74SSTU32864 Texas Instruments 25-Bit Configurable Registered Buffer with SSTL_18 Inputs and Outputs Original PDF
    SN74SSTU32864C Texas Instruments 25-Bit Configurable Registered Buffer with SSTL_18 Inputs and Outputs Original PDF
    SN74SSTU32864CGKER Texas Instruments SN74SSTU32864 - IC SSTU SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, TRUE OUTPUT, PBGA96, PLASTIC, LFBGA-96, FF/Latch Original PDF
    SN74SSTU32864CGKER Texas Instruments 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL 18 INPUTS AND OUTPUTS Original PDF
    SN74SSTU32864CGKER Texas Instruments 25-Bit Configurable Registered Buffer with SSTL_18 Inputs and Outputs 96-LFBGA 0 to 70 Original PDF
    SN74SSTU32864CZKER Texas Instruments SN74SSTU32864 - 25-Bit Configurable Registered Buffer with SSTL_18 Inputs and Outputs 96-LFBGA 0 to 70 Original PDF
    SN74SSTU32864CZKER Texas Instruments 25-Bit Configurable Registered Buffer with SSTL_18 Inputs and Outputs Original PDF
    SN74SSTU32864CZKER Texas Instruments 25-Bit Configurable Registered Buffer with SSTL_18 Inputs and Outputs 96-LFBGA 0 to 70 Original PDF
    SN74SSTU32864D Texas Instruments 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS Original PDF
    SN74SSTU32864D Texas Instruments 25-Bit Configurable Registered Buffer With SSTL_18 Inputs and Outputs Original PDF
    SN74SSTU32864DGKER Texas Instruments 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS Original PDF
    SN74SSTU32864DGKER Texas Instruments 25-Bit Configurable Registered Buffer With SSTL_18 Inputs and Outputs Original PDF
    SN74SSTU32864DZKER Texas Instruments 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS Original PDF
    SN74SSTU32864DZKER Texas Instruments 25-Bit Configurable Registered Buffer With SSTL_18 Inputs and Outputs Original PDF
    SN74SSTU32864E Texas Instruments 25-Bit Configurable Registered Buffer With SSTL18 Inputs and Outputs Original PDF
    SN74SSTU32864EZKER Texas Instruments 25-Bit Configurable Registered Buffer With SSTL18 Inputs and Outputs 96-LFBGA 0 to 70 Original PDF
    SN74SSTU32864EZKER Texas Instruments 25-Bit Configurable Registered Buffer With SSTL18 Inputs and Outputs Original PDF
    SN74SSTU32864GKER Texas Instruments 25 Bit Configurable Registered Buffer with SSTL-18 Inputs and Outputs Original PDF
    SN74SSTU32864GKER Texas Instruments 25-Bit Configurable Registered Buffer with SSTL_18 Inputs and Outputs 96-LFBGA 0 to 70 Original PDF

    SN74SSTU32864 Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    A115-A

    Abstract: C101 SN74SSTU32864D SN74SSTU32864DGKER TOP-SIDE MARKING H2 SU864D
    Text: SN74SSTU32864D 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCES623A – FEBRUARY 2005 – REVISED APRIL 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32864D 25-BIT SCES623A 14-Bit A115-A C101 SN74SSTU32864D SN74SSTU32864DGKER TOP-SIDE MARKING H2 SU864D

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32864C 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCES542B – JANUARY 2004 – REVISED APRIL 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32864C 25-BIT SCES542B 14-Bit

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32864D 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCES623A – FEBRUARY 2005 – REVISED APRIL 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32864D 25-BIT SCES623A 14-Bit

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32864D 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCES623A – FEBRUARY 2005 – REVISED APRIL 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32864D 25-BIT SCES623A 14-Bit

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32864D 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCES623A – FEBRUARY 2005 – REVISED APRIL 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32864D 25-BIT SCES623A 14-Bit

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32864 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS SCES434 – MARCH 2003 D D D D D D D Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR-II DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer


    Original     		PDF SN74SSTU32864 25-BIT SCES434 14-Bit

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32864 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS SCES434 – MARCH 2003 D D D D D D D Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR-II DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer


    Original     		PDF SN74SSTU32864 25-BIT SCES434 14-Bit

    A115-A

    Abstract: C101 SN74SSTU32864E SN74SSTU32864EZKER
    Text: SN74SSTU32864E 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCAS802 – JULY 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2


    Original     		PDF SN74SSTU32864E 25-BIT SCAS802 14-Bit A115-A C101 SN74SSTU32864E SN74SSTU32864EZKER

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32864C 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCES542B – JANUARY 2004 – REVISED APRIL 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32864C 25-BIT SCES542B 14-Bit

    A115-A

    Abstract: C101 SN74SSTU32864C SN74SSTU32864CGKER
    Text: SN74SSTU32864C 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCES542A – JANUARY 2004 – REVISED FEBRUARY 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32864C 25-BIT SCES542A 14-Bit A115-A C101 SN74SSTU32864C SN74SSTU32864CGKER

    dimm pcb layout

    Abstract: No abstract text available
    Text: SN74SSTU32864 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS SCES434 – MARCH 2003 D D D D D D D Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR-II DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer


    Original     		PDF SN74SSTU32864 25-BIT SCES434 14-Bit SN74SSTU32864GKER SN74SSTU32864 SCEM343, dimm pcb layout

    A115-A

    Abstract: C101 SN74SSTU32864C SN74SSTU32864CGKER
    Text: SN74SSTU32864C 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCES542B – JANUARY 2004 – REVISED APRIL 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32864C 25-BIT SCES542B 14-Bit A115-A C101 SN74SSTU32864C SN74SSTU32864CGKER

    A115-A

    Abstract: C101 SN74SSTU32864 SN74SSTU32864GKER
    Text: SN74SSTU32864 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS SCES434 – MARCH 2003 D D D D D D D Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR-II DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer


    Original     		PDF SN74SSTU32864 25-BIT SCES434 14-Bit A115-A C101 SN74SSTU32864 SN74SSTU32864GKER

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32864C 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCES542B – JANUARY 2004 – REVISED APRIL 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32864C 25-BIT SCES542B 14-Bit

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32864D 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCES623A – FEBRUARY 2005 – REVISED APRIL 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32864D 25-BIT SCES623A 14-Bit

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32864C 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCES542B – JANUARY 2004 – REVISED APRIL 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32864C 25-BIT SCES542B 14-Bit

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32864C 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCES542B – JANUARY 2004 – REVISED APRIL 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32864C 25-BIT SCES542B 14-Bit

    A115-A

    Abstract: C101 SN74SSTU32864C SN74SSTU32864CGKER
    Text: SN74SSTU32864C 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCES542B – JANUARY 2004 – REVISED APRIL 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32864C 25-BIT SCES542B 14-Bit A115-A C101 SN74SSTU32864C SN74SSTU32864CGKER

    DDR2 sdram pcb layout guidelines

    Abstract: DDR2 SDRAM with SSTL_18 interface SSTL18
    Text: SN74SSTU32864E 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCAS802 – JULY 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2


    Original     		PDF SN74SSTU32864E 25-BIT SCAS802 14-Bit DDR2 sdram pcb layout guidelines DDR2 SDRAM with SSTL_18 interface SSTL18

    SSTL-18

    Abstract: No abstract text available
    Text: SN74SSTU32864C 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCES542B – JANUARY 2004 – REVISED APRIL 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32864C 25-BIT SCES542B 14-Bit SSTL-18

    Untitled

    Abstract: No abstract text available
    Text: SN74SSTU32864E 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCAS802 – JULY 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2


    Original     		PDF SN74SSTU32864E 25-BIT SCAS802 14-Bit

    S864C

    Abstract: No abstract text available
    Text: SN74SSTU32864C 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCES542B – JANUARY 2004 – REVISED APRIL 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32864C 25-BIT SCES542B 14-Bit S864C

    D8-D25

    Abstract: No abstract text available
    Text: SN74SSTU32864 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS SCES434 – MARCH 2003 D D D D D D D Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR-II DIMM PCB Layout Configurable as 25-Bit 1:1 or 14-Bit 1:2 Registered Buffer


    Original     		PDF SN74SSTU32864 25-BIT SCES434 14-Bit D8-D25

    A115-A

    Abstract: C101 SN74SSTU32864D SN74SSTU32864DGKER SSTL-18
    Text: SN74SSTU32864D 25-BIT CONFIGURABLE REGISTERED BUFFER WITH SSTL_18 INPUTS AND OUTPUTS www.ti.com SCES623A – FEBRUARY 2005 – REVISED APRIL 2005 FEATURES • • • • • • Member of the Texas Instruments Widebus+ Family Pinout Optimizes DDR2 DIMM PCB Layout


    Original     		PDF SN74SSTU32864D 25-BIT SCES623A 14-Bit A115-A C101 SN74SSTU32864D SN74SSTU32864DGKER SSTL-18