Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SL532AC Search Results

    SL532AC Datasheets (1)

    Part ECAD Model Manufacturer Description Curated Type PDF
    SL532ACCM GEC Plessey Semiconductors LOW PHASE SHIFT LIMITER Scan PDF

    SL532AC Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    5962L0053605VYC

    Abstract: 5962-9069204QXA ATMEL 302 24C16 UT9Q512E-20YCC MOH0268D UT54ACS164245SEIUCCR Z085810 5962-9762101Q2A UT28F256QLET-45UCC 5962R0250401KXA
    Text: NOT MEASUREMENT SENSITIVE MIL-HDBK-103AJ 19 SEPTEMBER 2011 SUPERSEDING MIL-HDBK-103AH 28 MARCH 2011 DEPARTMENT OF DEFENSE HANDBOOK LIST OF STANDARD MICROCIRCUIT DRAWINGS This handbook is for guidance only. Do not cite this document as a requirement. AMSC N/A


    Original     		PDF MIL-HDBK-103AJ MIL-HDBK-103AH MIL-HDBK-103AJ 5962L0053605VYC 5962-9069204QXA ATMEL 302 24C16 UT9Q512E-20YCC MOH0268D UT54ACS164245SEIUCCR Z085810 5962-9762101Q2A UT28F256QLET-45UCC 5962R0250401KXA

    Untitled

    Abstract: No abstract text available
    Text: 12E D P L E S S E Y SEMICONDUCTORS • 7520513 OOIOHTS □ ■ ¿ÊkSemiconductors. PLESSEY T - k S -0 < 3 SL532AC LOW PHASE SHIFT LIMITER CONFORMS TO MIL-STD-883C CLASS B The SL532AC is a monolithic integrated circuit designed for use in wide band limiting IF strips. It offers a bandwidth of


    OCR Scan     		PDF MIL-STD-883C SL532AC SL532AC 300MHz MIL-M-38510 T-90-20 7EE0513 20-PIN

    Untitled

    Abstract: No abstract text available
    Text: GEC PLESSEY S E M I C O N D U C T O R S SL532 LOW PHASE SHIFT LIMITER The SL532C is a m o n o lith ic integ ra te d c irc u it designed fo r use in w id e b an d lim itin g IF strips. It offers a b a n d w id th of over 400M H z and very lo w phase sh ift w ith a m plitu d e. The


    OCR Scan     		PDF SL532 SL532C SL532AC -30dBm 10dBm 150MHz 60MHz 100MHz

    sl532c

    Abstract: No abstract text available
    Text: 12E 0 I 722QS13 ÜÜ077S1 3 | P L ESS EY S EM IC OND UCT ORS SL531C V|N dBm Fig. 6 Phase v. input T YPIC A L A P P LIC A T IO N - 6 S TA G E LOG STIP Inp ut log range OdBm to —70dB m Low level gain 60dB ( —70dB m in) O u tp u t dynam ic range 20dB Phase s h ift (o v e r log range) ± 3 °


    OCR Scan     		PDF 722QS13 077S1 SL531C --70dB SL531 60MHz -30dB 10dBm sl532c