mk5021
Abstract: N393 BCNT DIP48 MK5027 MK50H28 PLCC52 Z8000 A 1905 LMI
Text: MK50H28 MULTI LOGICAL LINK FRAME RELAY CONTROLLER SECTION 1 - FEATURES Based on ITU Q.933 Annex A and T1.617 Annex D Standards for Frame Relay Service and Additional Pocedures for Permanent Virtual Circuits PVCs . Optional Transparent Mode (no LMI Protocol
|
Original
|
PDF
|
MK50H28
nT1/T391,
nT2/T392,
nN1/N391,
nN2/N392,
nN3/N393
mk5021
N393
BCNT
DIP48
MK5027
MK50H28
PLCC52
Z8000
A 1905 LMI
|
N393
Abstract: DIP48 MK50H25 MK50H27 MK50H28 PLCC52 Z8000 DAL13
Text: MK50H28 MULTI LOGICAL LINK FRAME RELAY CONTROLLER SECTION 1 - FEATURES Based on ITU Q.933 Annex A and T1.617 Annex D Standards for Frame Relay Service and Additional Pocedures for Permanent Virtual Circuits PVCs . Optional Transparent Mode (no LMI Protocol
|
Original
|
PDF
|
MK50H28
nT1/T391,
nT2/T392,
nN1/N391,
nN2/N392,
nN3/N393
N393
DIP48
MK50H25
MK50H27
MK50H28
PLCC52
Z8000
DAL13
|
DIP48
Abstract: MK50H25 MK50H27 MK50H28 PLCC52 Z8000 BCNT
Text: MK50H28 MULTI LOGICAL LINK FRAME RELAY CONTROLLER SECTION 1 - FEATURES Based on ITU Q.933 Annex A and T1.617 Annex D Standards for Frame Relay Service and Additional Pocedures for Permanent Virtual Circuits PVCs . Optional Transparent Mode (no LMI Protocol
|
Original
|
PDF
|
MK50H28
nT1/T391,
nT2/T392,
nN1/N391,
nN2/N392,
nN3/N393
DIP48
MK50H25
MK50H27
MK50H28
PLCC52
Z8000
BCNT
|
DIP48
Abstract: MK50H25 MK50H27 MK50H28 PLCC52 Z8000
Text: MK50H28 MULTI LOGICAL LINK FRAME RELAY CONTROLLER SECTION 1 - FEATURES Based on ITU Q.933 Annex A and T1.617 Annex D Standards for Frame Relay Service and Additional Pocedures for Permanent Virtual Circuits PVCs . Optional Transparent Mode (no LMI Protocol
|
Original
|
PDF
|
MK50H28
nT1/T391,
nT2/T392,
nN1/N391,
nN2/N392,
nN3/N393
DIP48
MK50H25
MK50H27
MK50H28
PLCC52
Z8000
|
0x22
Abstract: A2E3
Text: Application Note Note on calculating reload values FFMC8L Fujitsu Mikroelektronik GmbH 15.1.1997 Vers. 1.0 by M.Mierse When using timers in reload mode, the main intention is to generate circular interrupts with a fixed reload time. But when interrupt service routines are called, a certain overhead will be
|
Original
|
PDF
|
8519F6
851A3B
E40014
31C04B
0x22
A2E3
|
C2BB
Abstract: A818 851A c2cf E40014 16bittimer
Text: Application Note Note on calculating reload values FFMC8L Fujitsu Mikroelektronik GmbH 15.1.1997 Vers. 1.0 by M.Mierse When using timers in reload mode, the main intention is to generate circular interrupts with a fixed reload time. But when interrupt service routines are called, a certain overhead will be
|
Original
|
PDF
|
8519F6
851A3B
E40014
31C04B
C2BB
A818
851A
c2cf
16bittimer
|
A818
Abstract: e40014
Text: Application Note Note on calculating reload values FFMC8L Fujitsu Mikroelektronik GmbH 15.1.1997 Vers. 1.0 by M.Mierse When using timers in reload mode, the main intention is to generate circular interrupts with a fixed reload time. But when interrupt service routines are called, a certain overhead will be
|
Original
|
PDF
|
8519F6
851A3B
E40014
31C04B
A818
|
Untitled
Abstract: No abstract text available
Text: White Paper MorphIO: An I/O Reconfiguration Solution for Altera Devices Introduction Altera developed the MorphIO software to help designers use the I/O reconfiguration feature in Altera devices. It is written in tool command language Tcl and thus can be used as an extension to the
|
Original
|
PDF
|
|
UCC3952A
Abstract: UCC3952A-1 UCC3952A-2 UCC3952A-3 UCC3952A-4 SLUS463C UCC3952AGSH-2
Text: UCC3952A-1, UCC3952A-2, UCC3952A-3, UCC3952A-4 SINGLEĆCELL LITHIUMĆION BATTERY PROTECTION IC ą SLUS463C – AUGUST 2000 – REVISED MARCH 2001 D Protects Sensitive Lithium-Ion Cells From D D D D D PACK+ 1 TCLK NC 18 17 16 PACK+ NC 2 15 CBPS BNEG 3 14 NC
|
Original
|
PDF
|
UCC3952A-1,
UCC3952A-2,
UCC3952A-3,
UCC3952A-4
SLUS463C
UCC3952A
UCC3952A-1
UCC3952A-2
UCC3952A-3
UCC3952A-4
SLUS463C
UCC3952AGSH-2
|
UCC3952AGSH-2
Abstract: No abstract text available
Text: UCC3952A-1, UCC3952A-2, UCC3952A-3, UCC3952A-4 SINGLEĆCELL LITHIUMĆION BATTERY PROTECTION IC ą SLUS463C – AUGUST 2000 – REVISED MARCH 2001 D Protects Sensitive Lithium-Ion Cells From D D D D D PACK+ 1 TCLK NC 18 17 16 PACK+ NC 2 15 CBPS BNEG 3 14 NC
|
Original
|
PDF
|
UCC3952A-1,
UCC3952A-2,
UCC3952A-3,
UCC3952A-4
SLUS463C
UCC3952A
SGYC003B,
UCC3952AGSH-3
UCC3952AGSHR-3
UCC3952AGSH-2
|
cell phone charger 3.7 V circuit diagram
Abstract: UCC3952AGSH-2 one cell battery protection ic diagram T 395
Text: UCC3952A-1, UCC3952A-2, UCC3952A-3, UCC3952A-4 SINGLEĆCELL LITHIUMĆION BATTERY PROTECTION IC ą SLUS463C – AUGUST 2000 – REVISED MARCH 2001 D Protects Sensitive Lithium-Ion Cells From D D D D D PACK+ 1 TCLK NC 18 17 16 PACK+ NC 2 15 CBPS BNEG 3 14 NC
|
Original
|
PDF
|
UCC3952A-1,
UCC3952A-2,
UCC3952A-3,
UCC3952A-4
SLUS463C
UCC3952A
UCC3952AGSHR-4
UCC3952AEVM-004
images/ucc3952a-4
cell phone charger 3.7 V circuit diagram
UCC3952AGSH-2
one cell battery protection ic diagram
T 395
|
UCC3952A
Abstract: UCC3952A-1 UCC3952A-2 UCC3952A-3 UCC3952A-4 SLUS463C R-PLGA-N18 UCC3952AGSH-2
Text: UCC3952A-1, UCC3952A-2, UCC3952A-3, UCC3952A-4 SINGLEĆCELL LITHIUMĆION BATTERY PROTECTION IC ą SLUS463C − AUGUST 2000 − REVISED MARCH 2001 D Protects Sensitive Lithium-Ion Cells From D D D D D PACK+ 1 TCLK NC 18 17 16 PACK+ NC 2 15 CBPS BNEG 3 14 NC
|
Original
|
PDF
|
UCC3952A-1,
UCC3952A-2,
UCC3952A-3,
UCC3952A-4
SLUS463C
UCC3952A
UCC3952A-1
UCC3952A-2
UCC3952A-3
UCC3952A-4
R-PLGA-N18
UCC3952AGSH-2
|
UCC3952AGSH-2
Abstract: No abstract text available
Text: UCC3952A-1, UCC3952A-2, UCC3952A-3, UCC3952A-4 SINGLEĆCELL LITHIUMĆION BATTERY PROTECTION IC ą SLUS463C – AUGUST 2000 – REVISED MARCH 2001 D Protects Sensitive Lithium-Ion Cells From D D D D D PACK+ 1 TCLK NC 18 17 16 PACK+ NC 2 15 CBPS BNEG 3 14 NC
|
Original
|
PDF
|
UCC3952A-1,
UCC3952A-2,
UCC3952A-3,
UCC3952A-4
SLUS463C
UCC3952A
UCC3952AGSH-2
|
TI380C25
Abstract: TI380C27 TI380C60 TMS38054 DASF004186
Text: TI380C60 CMOS TOKENĆRING INTERFACE DEVICE SPWS015B − APRIL 1995 − REVISED OCTOBER 1996 D Facilitates Connection of the TI380C25, D D D EQ − TMS EQ + TCLK TRST TDO TDI RATER VDDD OSC32 RCVR VSSD RCLK 3 37 VSSD DRVR+ 4 36 5 35 IREF DRVR− 6 34 VSSA2
|
Original
|
PDF
|
TI380C60
SPWS015B
TI380C25,
OSC32
TI380C25
TI380C27
TI380C60
TMS38054
DASF004186
|
|
|
redux 204
Abstract: V54C365164VCT8PC LTXD e3 mii to hdlc RS-120 DC-DS-0120 MA10 rs120a DC-AN-0120-004 MD1811
Text: RS-120 Data Sheet Features • 100 Mbps full duplex protocol conversion and bridging • up to100 Mbps MII; 100 Mbps HDLC • MII - HDLC Operating Mode • MII - MII Operating Mode • “drop-in” solution • no external CPU required • no software development required
|
Original
|
PDF
|
RS-120
to100
CS004
RS-120Q
CS-029
RS-120F
RS-120
redux 204
V54C365164VCT8PC
LTXD e3
mii to hdlc
DC-DS-0120
MA10
rs120a
DC-AN-0120-004
MD1811
|
LC7011
Abstract: D70320 PD70320 nec v25 NEC V25 70320 IEM-1220 PD70320L D7032 PD70335 V30 CPU
Text: User’s Manual V25 , V35™ 16/8-, 16-BIT SINGLE-CHIP MICROCONTROLLERS HARDWARE mPD70320 mPD70330 Document No. U13030EJDV0UM00 13th edition (O.D.No. IEM-1220) Date Published January 1998 N CP(K) 1995 Printed in Japan 1 [MEMO] 2 NOTES FOR CMOS DEVICES
|
Original
|
PDF
|
V25TM,
V35TM
16-BIT
mPD70320
mPD70330
U13030EJDV0UM00
IEM-1220)
LC7011
D70320
PD70320
nec v25
NEC V25 70320
IEM-1220
PD70320L
D7032
PD70335
V30 CPU
|
L8233A
Abstract: No abstract text available
Text: J0}i\ 1.0 Bt8233 Product Overview - 1.1 Introduction The Bt8233 Service Segmentation and Reassembly Controller ServiceSAR delivers a wide range of advanced Asynchronous Transfer Mode (ATM), ATM
|
OCR Scan
|
PDF
|
Bt8233
L8233
L8233A
|
MT4C1024E
Abstract: MT4C1024E-12 MT4C4256E
Text: M IC R O M ERRATA DATA SHEET • TKHNOUXW. MC. 2805 East Columbia Road Bolso, Idaho 83706 TEL. 208 386-3900 TWX 910-970-5973 Q uality • Perform ance • Service r - v é -2.3- i f (1 MEG PAGE MODE DRAM) MT4C1024E MT4C4256E FEATURES • • • • •
|
OCR Scan
|
PDF
|
MT4C1024E
MT4C4256E
MT4C4256E
MT4C1024E-12
|
STR d 4412 PINS DETAILS
Abstract: dali n39l
Text: SGS-THOMSON iH lM M O e s M K 5 0 H 2 8 MULTI LOGICAL LINK FRAME RELAY CONTROLLER SECTION 1 - FEATURES • Based on ITU Q.933 Annex A and T1.617 An nex D Standards for Frame Relay Service and Additional Pocedures tor Permanent Virtual Circuits PVCs . ■ Optional Transparent Mode (no LMI Protocol
|
OCR Scan
|
PDF
|
nT1/T391,
nT2/T392,
nN1/N391,
nN2/N392,
nN3/N393
STR d 4412 PINS DETAILS
dali
n39l
|
82C84A
Abstract: No abstract text available
Text: 82C84A S E M I C O N D U C T O R CMOS Clock Generator Driver M arch 1997 Features • Description Generates the System Clock For CMOS or NMOS Microprocessors • Up to 25MHz Operation • Uses a Parallel Mode Crystal Circuit or External Frequency Source The Harris 82C84A is a high performance CMOS Clock Generatordriver which is designed to service the requirements of both CMOS
|
OCR Scan
|
PDF
|
82C84A
25MHz
82C84A
80C86,
80C88,
25MHz.
MD82C84A
100kHz
F11/2.
|
Untitled
Abstract: No abstract text available
Text: DS 2141A DALLAS D S 2 1 4 1 FEATURES PIN ASSIGNMENT • DS1/ISDN-PRI framing transceiver • Frames to D4, ESF, and SLC-96 formats • Parallel control port TCLK [ 1 40 TSER C2 39 TCHCLK [ 3 38 TPOS [ 4 37 TNEG [ 5 36 ADO [ 6 35 E7 34 8 33 • Onboard, dual two-frame elastic store slip buffers
|
OCR Scan
|
PDF
|
DS2141A
SLC-96
40-pin
44-pin
DS2141Q)
DS2186
DS2187
DS2188
DS2290T1
DS2291
|
Untitled
Abstract: No abstract text available
Text: DS2180A DALLAS SEMICONDUCTOR DS2180A T1 Transceiver FEATURES PIN ASSIG NM ENT • Single chip DS1 rate transceiver • Three zero suppression modes - B7 stuffing - B8ZS - Transparent 40 3 VDD TMSYNC [ 1 TFSYNC [ 2 39 ] RLOS TCLK [ 3 38 ] RFER TCHCLK [ 4 37 ]
|
OCR Scan
|
PDF
|
DS2180A
mount140
DS2180AQ
|
CRC14
Abstract: G802 ic 4 channel
Text: DS2143/DS2143Q DALLAS D S 2 1 4 3 /D S 2 1 4 3 Q E1 Controller SEMICONDUCTOR FEATURES PIN ASSIGNMENT • E1/ISDN-PRI framing transceiver TCLK C 1 • Frames to CAS, CCS, and CRC4 formats TSER L 2 TCHCLK C 3 • Parallel Control Port TPOS C 4 TNEG C 5 • Onboard two frame elastic store slip buffer
|
OCR Scan
|
PDF
|
DS2143/DS2143Q
DS2141AT1
40-pin
44-pin
DS2143Q)
DS2143
CRC14
G802 ic 4 channel
|
TCR50
Abstract: 2035R
Text: DS 2180A DALLAS D S2180A 1 Transceiver s e m ic o n d u c to r FEATURES PIN ASSIGNMENT • Single chip DS1 rate transceiver TMSYNC I 1 40 J VDD TFSYNC [ 2 39 ] TCLK [ 3 38 ] RFER TCH CLK [ 4 37 ] RBV TSER [ 5 36 ] RCL TMO [ 6 35 ] RNEG TSIGSEL [ 7 TSIGFR [
|
OCR Scan
|
PDF
|
DS2180A
DS2180AQ
TCR50
2035R
|
