Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SEGMENTED CACHE Search Results

    SEGMENTED CACHE Result Highlights (5)

    Part ECAD Model Manufacturer Description Download Buy
    ICM7211AIM44 Rochester Electronics LLC Liquid Crystal Driver, 28-Segment, CMOS, PQFP44 Visit Rochester Electronics LLC Buy
    54LS48J/B Rochester Electronics LLC 54LS48 - BCD-to-Seven-Segment Decoders Visit Rochester Electronics LLC Buy
    5446/BEA Rochester Electronics LLC 5446 - Decoder, BCD-To-7-Segment, With Open-Collector Outputs - Dual marked (M38510/01006BEA) Visit Rochester Electronics LLC Buy
    5447/BEA Rochester Electronics LLC 5447 - Decoder, BCD-To-7-Segment, With Open-Collector Outputs - Dual marked (M38510/01007BEA) Visit Rochester Electronics LLC Buy
    MM74C911N Rochester Electronics LLC LED Driver, 8-Segment, CMOS, PDIP28, 0.600 INCH, PLASTIC, MS-010, DIP-28 Visit Rochester Electronics LLC Buy

    SEGMENTED CACHE Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    80960KB Programmer Reference manual

    Abstract: intel i486 PQFP 132 PACKAGE DIMENSION intel I487
    Text: 82596CA HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR ✹ ✹ ✹ ✹ Performs Complete CSMA/CD Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting ✹ Supports Industry Standard LANs — IEEE TYPE 10BASE-T,


    Original     		PDF 82596CA 32-BIT 10BASE-T, 10BASE5 10BASE2, 10BASE-F 80960KB Programmer Reference manual intel i486 PQFP 132 PACKAGE DIMENSION intel I487

    I487

    Abstract: a23 837-1 80960CA 82586 10BASE2 10BASE5 80960KB 82596CA multi 9 c6 dpn
    Text: 82596CA HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR Y Performs Complete CSMA CD Medium Access Control MAC Functions Independently of CPU IEEE 802 3 (EOC) Frame Delimiting Y Y Y Y Supports Industry Standard LANs IEEE TYPE 10BASE-T IEEE TYPE 10BASE5 (Ethernet )


    Original     		PDF 82596CA 32-BIT 10BASE-T 10BASE5 10BASE2 10BASE-F 80960CA 82596CA I487 a23 837-1 82586 10BASE2 10BASE5 80960KB multi 9 c6 dpn

    free circuit diagram usb logic analyzer

    Abstract: specification of logic analyser free circuit logic analyzer free circuit usb logic analyzer EP1C12Q240C6 QII53009-10 CRC matlab
    Text: 17. Design Debugging Using the SignalTap II Logic Analyzer QII53009-10.0.0 To help with the process of design debugging, Altera provides a solution that allows you to examine the behavior of internal signals, without using extra I/O pins, while the design is running at full speed on an FPGA device.


    Original     		PDF QII53009-10 free circuit diagram usb logic analyzer specification of logic analyser free circuit logic analyzer free circuit usb logic analyzer EP1C12Q240C6 CRC matlab

    face RECOGNITION project

    Abstract: block diagram of speech recognition using matlab SPEECH RECOGNITION by matlab face recognition system block diagram of speech recognition facial recognition camera TMS320C64X CACHE ANALYSIS face RECOGNITION ALGORITHM face recognition code block diagrams of speech recognition
    Text: Application Report SPRA874 – December 2002 Performance Analysis of Face Recognition Algorithms on TMS320C64x Aziz Umit Batur and Bruce E. Flinchbaugh DSP Solutions R&D Center ABSTRACT Face recognition is an important part of today’s emerging biometrics and video surveillance


    Original     		PDF SPRA874 TMS320C64x TMS320C64x face RECOGNITION project block diagram of speech recognition using matlab SPEECH RECOGNITION by matlab face recognition system block diagram of speech recognition facial recognition camera TMS320C64X CACHE ANALYSIS face RECOGNITION ALGORITHM face recognition code block diagrams of speech recognition

    RRQ2

    Abstract: AD10 AD11 AD12 CRC-10 CRC-32 3583H "network interface cards"
    Text: ICs for Communications Segmentation and Reassembly Element SARE PXB 4110 Version 1.1 Preliminary Data Sheet 01.97 T4110-XV11-P2-7600 PXB 4110 Revision History: Current Version: 01.97 Previous Version: Preliminary Data Sheet 08.95 Version 1.1 Page (in previous


    Original     		PDF T4110-XV11-P2-7600 P-FQFP-208-2 P-FQFP-208-4. RRQ2 AD10 AD11 AD12 CRC-10 CRC-32 3583H "network interface cards"

    Z80000

    Abstract: Z80000 Zilog
    Text: ZILOG INC 17E D • ^ 0 4 0 4 3 QGlSlûfi 1 ■ October 1988 Z80,000 CPU FEATURES Full 32-bit architecture and implementation 4G billion bytes of directly addressable memory in each of four address spaces Linear or segmented address space Virtual memory management integrated with CPU


    OCR Scan     		PDF 000TM 32-bit Z8000® 68-Pin 84-Pin Z80000 Z80000 Zilog

    Z80000

    Abstract: ABOTT Zilog Z80 family zilog z80 processor MARKING W1 AD nitto GE rr24 002 TDA 120t Z80 CPU Z9516
    Text: P ro d u c t S p e c ific a tio n October 1988 Z80,000 CPU FEATURES • Full 32-bit architecture and implementation ■ 4G billion bytes of directly addressable memory in each of four address spaces ■ Linear or segmented address space ■ Virtual memory management integrated with CPU


    OCR Scan     		PDF 32-bit Z8000 Z80000 ABOTT Zilog Z80 family zilog z80 processor MARKING W1 AD nitto GE rr24 002 TDA 120t Z80 CPU Z9516

    A8B11

    Abstract: No abstract text available
    Text: Zilog P ro d u c t S p e c ific a tio n January 1988 Z80,000 CPU FEATURES • Full 32-bit architecture and implementation ■ 4G billion bytes of directly addressable memory in each of four address spaces ■ Linear or segmented address space ■ Virtual memory management integrated with CPU


    OCR Scan     		PDF 32-bit 84-Pin A8B11

    zilog 3651

    Abstract: No abstract text available
    Text: Zilog P RELIM IN A R Y P ro d u c t S p e c ific a tio n October 1988 Z320 CPU FEATURES • Full 32-bit architecture and implementation ■ 4G billion bytes of directly addressable memory in each of four address spaces ■ Linear or segmented address space


    OCR Scan     		PDF 32-bit Z8000Â zilog 3651

    Z80000

    Abstract: No abstract text available
    Text: p ii il P ro d u c t S p e c ific a tio n October 1988 Z80,000 CPU FEATURES • Full 32-bit architecture and implementation ■ 4G billion bytes of directly addressable memory in each of four address spaces ■ Linear or segmented address space ■ Virtual memory management integrated with CPU


    OCR Scan     		PDF 32-bit Z80000

    mc 1303 L

    Abstract: No abstract text available
    Text: ßßKKLDDüOONlÄßfiP in t e i 82596CA HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR Performs Complete CSMA/CD Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting — HDLC Frame Delimiting • Optimized CPU Interface


    OCR Scan     		PDF 82596CA 32-BIT 10BASE5 10BASE2 10BASE-T 10BASE-F 82N/IN 82596CA mc 1303 L

    486TMSX

    Abstract: No abstract text available
    Text: in te i 82596CA HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR Performs Com plete C SM A /C D Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting — HDLC Frame Delimiting • Optimized CPU Interface


    OCR Scan     		PDF 82596CA 32-BIT 486TMSX, 80960CA 10BASE-T, 10BASE5 10BASE2 10BASE-F 82596CA 486TMSX

    Untitled

    Abstract: No abstract text available
    Text: in te i, 82596CA HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR • Performs Complete CSMA/CD Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting — HDLC Frame Delimiting ■ Supports Industry Standard LANs


    OCR Scan     		PDF 82596CA 32-BIT 10BASE-T, 10BASE5 10BASE2 10BASE-F 82596CA

    Untitled

    Abstract: No abstract text available
    Text: in te f 82596CA HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR • Performs Complete CSMA/CD Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting — HDLC Frame Delimiting ■ Supports Industry Standard LANs


    OCR Scan     		PDF 82596CA 32-BIT 10BASE-T, 10BASE5 10BASE2 10BASE-F

    TB 2929 H alternative

    Abstract: No abstract text available
    Text: 82596CA HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR • Performs Complete CSMA/CD Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting ■ Supports Industry Standard LANs — IEEE TYPE 10BASE-T, IEEE TYPE 10BASE5 (Ethernet*),


    OCR Scan     		PDF 82596CA 32-BIT 10BASE-T, 10BASE5 10BASE2 10BASE-F 82596CA TB 2929 H alternative

    mt 1389 de ic

    Abstract: 3as1
    Text: 82596CA HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR • Performs Complete CSMA/CD Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting ■ Supports Industry Standard LANs — IEEE TYPE 10BASE-T, IEEE TYPE 10BASE5 (Ethernet*),


    OCR Scan     		PDF 82596CA 32-BIT 10BASE-T, 10BASE5 10BASE2 10BASE-F mt 1389 de ic 3as1

    Untitled

    Abstract: No abstract text available
    Text: ¡n tg l. 82596CA HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR • Performs Complete CSMA/CD Medium Access Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Frame Delimiting — HDLC Frame Delimiting ■ Supports Industry Standard LANs


    OCR Scan     		PDF 82596CA 32-BIT 10BASE-T, 10BASE5 10BASE2 10BASE-F 82596CA

    Z8070

    Abstract: rbs 6201 TAG 8842 Z80000 rbs 6201 manual rbs 6201 specification RBS 6201 TECHNICAL RBS 6202 rbs 6202 manual 6202 rbs
    Text: N o <Q Z80,000 CPU Preliminary Technical Manual Z80,000 CPU Preliminary Technical Manual Zilog Copyright 1984 by Zilog, Inc. All rights reserved. No part of this publication may be reproduced withoutthe written permission of Zilog, Inc. The information in this publication is subject to change without


    OCR Scan     		PDF 611445F D-8028 Z8070 rbs 6201 TAG 8842 Z80000 rbs 6201 manual rbs 6201 specification RBS 6201 TECHNICAL RBS 6202 rbs 6202 manual 6202 rbs

    Intel 486 DX

    Abstract: 486TMsX 82599
    Text: 82596CA HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR • Perform s Com plete C S M A /C D Medium A ccess Control MAC Functions— Independently of CPU — IEEE 802.3 (EOC) Fram e Delimiting ■ Supports Industry Standard LANs — IEEE TYPE 10BASE-T,


    OCR Scan     		PDF 82596CA 32-BIT 10BASE-T, 10BASE5 10BASE2 10BASE-F Intel 486 DX 486TMsX 82599

    Bck 2801

    Abstract: intel i486dx i486 sx i82596CA gus manual 10BASE2 10BASE5 80960CA 82596CA I487
    Text: 82596CA HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR • Perform s Com plete C SM A /C D Medium Access Control MAC Functions— Independently o f CPU — IEEE 802.3 (EOC) Frame Delimiting ■ Supports Industry Standard LANs — IEEE TYPE 10BASE-T,


    OCR Scan     		PDF 82596CA 32-BIT 10BASE-T, 10BASE5 10BASE2 10BASE-F 82596CA 46gbl75 Bck 2801 intel i486dx i486 sx i82596CA gus manual 10BASE2 10BASE5 80960CA I487

    intel i486dx

    Abstract: lpk 12-23 PQFP 132 PACKAGE DIMENSION intel 10Broad36 80960KB Programmer Reference manual 10BASE2 10BASE5 80960CA 82596CA Bck 2801
    Text: 82596CA HIGH-PERFORMANCE 32-BIT LOCAL AREA NETWORK COPROCESSOR • Perform s Com plete C SM A /C D Medium Access Control MAC Functions— Independently o f CPU — IEEE 802.3 (EOC) Frame Delimiting ■ Supports Industry Standard LANs — IEEE TYPE 10BASE-T,


    OCR Scan     		PDF 82596CA 32-BIT 10BASE-T, 10BASE5 10BASE2 10BASE-F 46gbl75 intel i486dx lpk 12-23 PQFP 132 PACKAGE DIMENSION intel 10Broad36 80960KB Programmer Reference manual 10BASE2 10BASE5 80960CA Bck 2801

    Untitled

    Abstract: No abstract text available
    Text: SIEMENS ICs for Communications Segmentation and Reassembly Element SARE PXB 4110 Version 1.1 Preliminary Data Sheet 01.97 T 4 1 10 -X V 1 1-P 2-76 00 PXB 4110 Revision History: Current Version: 01.97 Previous Version: Preliminary Data Sheet 08.95 Version 1.1


    OCR Scan     		PDF P-FQFP-208-2 P-FQFP-208-4.

    Zilog Z320

    Abstract: TDA 120t zilog 3651 a1129 Z80000 Zilog Z80 family RLS07 Z320 Z8000 S7 TDC
    Text: PRELIMINARY P ro d u c t S p e c ific a tio n October 1988 Z320 CPU FEATURES • Full 32-bit architecture and implementation ■ Regular use of operations, addressing modes, and data types in instruction set ■ 4G billion bytes of directly addressable m emory in each


    OCR Scan     		PDF 32-bit Z8000 Zilog Z320 TDA 120t zilog 3651 a1129 Z80000 Zilog Z80 family RLS07 Z320 S7 TDC

    Zilog Z320

    Abstract: zilog 3651 Z80000 Z320 Z8000 SEGMENTED CACHE
    Text: ZILOG INC 17E D cn ñ 4 D 4 3 OOllTTS fc, Ú PRELIMINARY . "vr-. ;» * « / Product Specification A ' ‘ ; :• October 1988 - r - m - 1 7 . 0 7 Z320 CPU FEATURES • Full 32-bit architecture and implementation ■ ■ 4G billion bytes of directly addressable memory in each


    OCR Scan     		PDF Z320TM 32-bit 68-Pin 84-Pin Zilog Z320 zilog 3651 Z80000 Z320 Z8000 SEGMENTED CACHE