Please enter a valid full or partial manufacturer part number with a minimum of 3 letters or numbers

    SDLC SYNCHRONOUS SIGNALS Search Results

    SDLC SYNCHRONOUS SIGNALS Result Highlights (6)

    Part ECAD Model Manufacturer Description Download Buy
    TCTH022AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=10μA / IDD=11.3μA / Push-pull type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TCTH022BE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=10μA / IDD=11.3μA / Open-drain type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TCTH012BE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=1μA / IDD=1.8μA / Open-drain type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TCTH012AE Toshiba Electronic Devices & Storage Corporation Over Temperature Detection IC / VDD=1.7~5.5V / IPTCO=1μA / IDD=1.8μA / Push-pull type / FLAG signal latch function Visit Toshiba Electronic Devices & Storage Corporation
    TMPM4GQF15FG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP144-2020-0.50-002 Visit Toshiba Electronic Devices & Storage Corporation
    TMPM4GRF20FG Toshiba Electronic Devices & Storage Corporation Arm Cortex-M4 processor with FPU Core Based Microcontroller/32bit/P-LQFP176-2020-0.40-002 Visit Toshiba Electronic Devices & Storage Corporation

    SDLC SYNCHRONOUS SIGNALS Datasheets Context Search

    Catalog Datasheet MFG & Type PDF Document Tags

    SDLC synchronous signals

    Abstract: 82530 TDA echo
    Text: Features • • • • • • • • • • Serial Communication Controller Two Independent Full-duplex Channels Asynchronous and Synchronous Modes MONOSYNC, BISYNC and SDLC Loop Mode Supported SDLC Loop Mode Supported NRZ, NRZI and FM Encoding/Decoding


    Original     		PDF

    SDLC

    Abstract: 80C152 2S15 SDLC synchronous signals
    Text: Based on Intel’s 80C152 Global Serial Channel Flexible addressing schemes SDLC Controller Megafunction The SDLC controller is a synthesizable HDL megafunction providing a high-speed synchronous serial communication interface. Operation of the controller is similar to that used in the Intel 8XC152 Global Serial


    Original     		PDF 80C152 8XC152 SDLC 2S15 SDLC synchronous signals

    sdlc

    Abstract: nrzi to nrz circuit diagram 8 bit data encoder 80C152 SDLC synchronous signals IN SDLC PROTOCOL core
    Text: Based on Intel’s 80C152 Global Serial Channel Flexible addressing schemes SDLC Controller Core The SDLC controller is a synthesizable HDL core providing a high-speed synchronous serial communication interface. Operation of the controller is similar to that used in the Intel 8XC152 Global Serial


    Original     		PDF 80C152 8XC152 sdlc nrzi to nrz circuit diagram 8 bit data encoder SDLC synchronous signals IN SDLC PROTOCOL core

    SDLC

    Abstract: 3s250E IN SDLC PROTOCOL 80C152 intel 8051 application information xilinx spartan SDLC synchronous signals
    Text: Based on Intel’s 80C152 Global Serial Channel Flexible addressing schemes SDLC Controller Core The SDLC controller is a synthesizable HDL core providing a high-speed synchronous serial communication interface. Operation of the controller is similar to that used in the Intel 8XC152 Global Serial


    Original     		PDF 80C152 8XC152 SDLC 3s250E IN SDLC PROTOCOL intel 8051 application information xilinx spartan SDLC synchronous signals

    sdlc schematic

    Abstract: IN SDLC PROTOCOL SDLC 000D 001C WR10 Z80185 WR1 marking code
    Text: USER’S MANUAL CHAPTER 12 ESCC 12.1 INTRODUCTION This element of the Z80185 allows serial communications in a variety of modes, including asynchronous start-stop , character-oriented synchronous modes like IBM's Bisync, and bit-oriented synchronous modes like IBM's SDLC,


    Original     		PDF Z80185 Z801x5 UM971800200 sdlc schematic IN SDLC PROTOCOL SDLC 000D 001C WR10 WR1 marking code

    Bi-phase-L Coding

    Abstract: CRC16 D555 MPC821 manchester differential
    Text: Communication Processor Module 16.14 SERIAL COMMUNICATION CONTROLLERS The following is a list of the SCCs’ important features: • Implements HDLC/SDLC, HDLC bus, asynchronous HDLC, BISYNC, synchronous start/stop, asynchronous start/stop UART , AppleTalk/LocalTalk, and totally


    Original     		PDF 10-Mbps MPC821 Bi-phase-L Coding CRC16 D555 manchester differential

    STK 412 770

    Abstract: stk 412 -770 CL-CD2431 GT1 X02 stk 713 80X86 CL-CD2231 CL-CD2401 stk 412 240 diagram STK 4272
    Text: CL-CD2431  Data Book FEATURES • Four full-duplex multi-protocol channels, each running up to 134.4 kbits/second with CLK = 35 MHz ■ Supports async, async-HDLC (high-level data link control), and HDLC/SDLC (synchronous data link control; non-multidrop) on all channels


    Original     		PDF CL-CD2431 32-bit 16-bit RFC-1661 STK 412 770 stk 412 -770 CL-CD2431 GT1 X02 stk 713 80X86 CL-CD2231 CL-CD2401 stk 412 240 diagram STK 4272

    stk 142 - 150

    Abstract: STK 4272 GT1 X02 RFC-1055 BW144 80X86 CL-CD2231 CL-CD2401 CL-CD2431 stk 4242
    Text: CL-CD2431 Data Book FEATURES • Four full-duplex multi-protocol channels, each running up to 134.4 kbits/second with CLK = 35 MHz ■ Supports async, async-HDLC (high-level data link control), and HDLC/SDLC (synchronous data link control; non-multidrop) on all channels


    Original     		PDF CL-CD2431 32-bit 16-bit RFC-1661 stk 142 - 150 STK 4272 GT1 X02 RFC-1055 BW144 80X86 CL-CD2231 CL-CD2401 CL-CD2431 stk 4242

    Untitled

    Abstract: No abstract text available
    Text: DATASHEET Bus Interface Unit BIU The BIU-64 is a rack module which interfaces 24V logic I/O signals to the Synchronous Data Link Control (SDLC) serial bus of TS2 Type-1 cabinets. About the BIU It is required in all TS2 Type-1 cabinets and in TS2 Type-2 cabinets


    Original     		PDF BIU-64 64-pin 15-pin

    CL-CD2401

    Abstract: 80X86 CD2401 CL-CD2231 CL-CD2431 CRC-16 STK 432 P585A manchester
    Text: CL-CD2401 Data Book FEATURES • Four full-duplex multi-protocol channels, each running up to 134.4 kbits/sec. @ CLK = 35 MHz ■ Supports async, HDLC/SDLC (synchronous data link control; non-multidrop applications), bisync and X.21 on all channels ■ 32-bit address, 16-bit data, double-buffered DMA controller for each transmitter and receiver; two


    Original     		PDF CL-CD2401 32-bit 16-bit CL-CD2401 80X86 CD2401 CL-CD2231 CL-CD2431 CRC-16 STK 432 P585A manchester

    stk 412 -770

    Abstract: STK 412 770 CL-CD2401 stk 2261 STK 407 - 240 80X86 CL-CD2231 CL-CD2431 CRC16 CRC-16
    Text: CL-CD2401 Data Book FEATURES • Four full-duplex multi-protocol channels, each running up to 134.4 kbits/sec. @ CLK = 35 MHz ■ Supports async, HDLC/SDLC (synchronous data link control; non-multidrop applications), bisync and X.21 on all channels ■ 32-bit address, 16-bit data, double-buffered DMA controller for each transmitter and receiver; two


    Original     		PDF CL-CD2401 32-bit 16-bit stk 412 -770 STK 412 770 CL-CD2401 stk 2261 STK 407 - 240 80X86 CL-CD2231 CL-CD2431 CRC16 CRC-16

    IN SDLC PROTOCOL

    Abstract: 80C152
    Text: Based on Intel’s 80C152 Global Serial Channel SDLC Controller Core Flexible addressing schemes  Single and double byte address recognition  Address filtering allowing multicast and broadcast addresses 16-bit CCITT or 32-bit frame check sequence NRZ or NRZI data encoding


    Original     		PDF 80C152 16-bit 32-bit 8XC152 IN SDLC PROTOCOL

    intel 8273

    Abstract: interfacing of 8257 with 8086 8086 8257 DMA controller interfacing interfacing of 8257 devices with 8085 8273 dma controller GA27-3093 8273 disk controller 8086 8257 DMA controller 8257 DMA controller intel 8257 interrupt controller
    Text: in te i 8273 PROGRAMMABLE HDLC/SDLC PROTOCOL CONTROLLER CCITT X.25 Compatible HDLC/SDLC Compatible Full Duplex, Half Duplex, or Loop SDLC Operation Up to 64K Baud Synchronous Transfers Automatic FCS CRC Generation and Checking Up to 9.6K Baud with On-Board Phase


    OCR Scan     		PDF

    0884A

    Abstract: No abstract text available
    Text: Features * * * * * * * * * * Serial Communication Controller Two Independent Full-duplex Channels Asynchronous and Synchronous Modes MONOSYNC, BISYNC and SDLC Loop Mode Supported SDLC Loop Mode Supported NRZ, NRZI and FM Encoding/Decoding Digital PLL for Each Channel


    OCR Scan     		PDF

    intel d 8274

    Abstract: intel 8274 8086 8257 DMA controller mpsc 07 Intel 8237 dma controller block diagram 8089 intel microprocessor Architecture Diagram 8085 microprocessor based communication mpsc2 instruction set of 8086 microprocessor 8085 microprocessor serial communication
    Text: in te i 8274 MULTI-PROTOCOL SERIAL CONTROLLER MPSC Byte Synchronous: — Character Synchronization, Int. or Ext. — One or Two Sync Characters — Automatic CRC Generation and Checking (CRC-16) — IBM Bisync Compatible Bit Synchronous: — SDLC/HDLC Flag Generation and


    OCR Scan     		PDF CRC-16) intel d 8274 intel 8274 8086 8257 DMA controller mpsc 07 Intel 8237 dma controller block diagram 8089 intel microprocessor Architecture Diagram 8085 microprocessor based communication mpsc2 instruction set of 8086 microprocessor 8085 microprocessor serial communication

    RFC-1331

    Abstract: CL-CD2431
    Text: CL-CD2430ICD2431 DataBook 'CIRRUS LOGIC FEATURES • Four full-duplex multi-protocol channels, each running up to 128 kbits/second ■ Supports async, async-HDLC high-level data link control , and HDLC/SDLC (synchronous data link control) on all channels


    OCR Scan     		PDF CL-CD2430ICD2431 CL-CD2430 CL-CD2431 84-pin CL-CD2401 1287b RFC-1331

    RFC-1331

    Abstract: 105GT-2 80X86 CL-CD2401 CL-CD2431 gt22a iso 3309
    Text: CL-CD2430/CD2431 DataBook i "CIRRUS LOGIC FEATURES • Intelligent 4-Channel Local and WAN Communications Controller Four full-duplex multi-protocol channels, each running up to 128 kbits/second ■ Supports async, async-HDLC high-level data link control , and HDLC/SDLC (synchronous data link


    OCR Scan     		PDF CL-CD2430/CD2431 32-bit 16-bit RFC-1331 RFC-1331 105GT-2 80X86 CL-CD2401 CL-CD2431 gt22a iso 3309

    GT1 X02

    Abstract: bdv21 CD2401 80X86 CL-CD2231 CL-CD2401 CL-CD2431 GT11 V7021 STK 412 240
    Text: CL-CD2401 DataBook 'CIRRUS LOGIC " FEATURES • Four full-duplex multi-protocol channels, each running up to 134.4 kbits/sec. @ C L K = 35 MHz ■ Supports async, HDLC/SDLC (synchronous data link control; non-multidrop applications), bisync and X.21 on all channels


    OCR Scan     		PDF CL-CD2401 32-bit 16-bit GT1 X02 bdv21 CD2401 80X86 CL-CD2231 CL-CD2401 CL-CD2431 GT11 V7021 STK 412 240

    SC11091CV

    Abstract: 8096 instruction set SC11054 mc9346n intel 8096 instruction set SC11091 SC11091CQ
    Text: SC11091/SC11095 2400 bps Universal Modem Advanced Controller SIERRA SEMICONDUCTOR □ Supports M NP2-5 and CCITT V.42bis SC11091 , CCITT V.42 (SCI 1091 /SC I 1095) □ Supports SDLC, HDLC, Bisync, M onosync & Async protocols in software Internal Serial Synchronous


    OCR Scan     		PDF SC11091/SC11095 68-PIN 42bis SC11091) 16x16 SCU011, SC11024, SC11044, SC11054 SC11091CV 8096 instruction set mc9346n intel 8096 instruction set SC11091 SC11091CQ

    STK 4272

    Abstract: bdv21 texas ttl data book GT1 X02 IC data book free download Motorola daten Stk Ic Data Software TTL LOGIC DATA BOOK 80X86 CL-CD2231
    Text: CL-CD2431 DataBook 'CIRRUS LOGIC FEATURES • Four full-duplex multi-protocol channels, each running up to 134.4 kbits/second with CLK = 35 MHz ■ Supports async, async-HDLC (high-level data link control), and HDLC/SDLC (synchronous data link control; non-multidrop) on all channels


    OCR Scan     		PDF CL-CD2431 32-bit 16-bit RFC-1661 STK 4272 bdv21 texas ttl data book GT1 X02 IC data book free download Motorola daten Stk Ic Data Software TTL LOGIC DATA BOOK 80X86 CL-CD2231

    CL-CD2400

    Abstract: No abstract text available
    Text: CL-CD2400/CD2401 D a ta B o o k 'CIRRUS LOGIC FEATURES • Four full-duplex multi-protocol channels, each running up to 128 kbits/second ■ Supports async, async-HDLC high-level data link control , and HDLC/SDLC (synchronous data link control) on all channels


    OCR Scan     		PDF CL-CD2400/CD2401 32-bit 16-bit CL-CD2400 CL-CD2401 four-channel-CD2401 CL-CD2431 84-pin 100-pin

    RFC-1055

    Abstract: CD22-31
    Text: CL-CD2431 DataBook k "CIRRUS LOGIC@ FEATURES • Four full-duplex multi-protocol channels, each running up to 134.4 kbits/second with CLK = 35 MHz ■ Supports async, async-HDLC (high-level data link control), ?nd HDLC/SDLC (synchronous data link control: .jn-multidrop) on all channels


    OCR Scan     		PDF 32-bit 16-bit CL-CD2431 CL-CD2231 100-pin CL-CD2401/CD2431 CL-CD2401 CL-CD2431/CD2231 RFC-1055 CD22-31

    uart 2651 registers

    Abstract: UDS protocols uart 2651 68C198 AT-50B Controller
    Text: A rticle reprint Philips Sem iconductors Data Com m unications Products Complex datacom peripheral ICs interface to many processors Revised by: A. Kazmi com m on form at. Two o f the m ost com m on BOPs are HD LC ISO ’s high-level data-link control and SDLC (IBM ’s synchronous data-link


    OCR Scan     		PDF

    8086 block transfer program

    Abstract: sab8237 mpsc 07
    Text: SAB 7201A Multi-Protocol Serial Communication Controller • T w o independent fu ll-du p le x serial channels • Four independent DM A channels fo r tra n sm itte d / received data fo r both serial in p u ts/o u tp u ts • M odem control signals • Variable softw are-program m able data rate, up to


    OCR Scan     		PDF