0y10
Abstract: 0K-10 0y22 0Y06 0n25 137 0H14
Text: â IBM Dual Bridge and Memory Controller Databook â Copyright and Disclaimer Copyright International Business Machines Corporation 1999. All Rights Reserved Printed in the United States of America September 1999 The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.
|
Original
|
PDF
|
IBM25CPC710AB3A100
0y10
0K-10
0y22
0Y06
0n25
137 0H14
|
IBM host bridge CPC710
Abstract: 137 0H14 0w08 0Y06 CPC710 timing CPC710
Text: IBM Dual Bridge and Memory Controller CPC710-100 Databook Version 1.0 December 17, 1999 Copyright and Disclaimer Copyright International Business Machines Corporation 1999. All Rights Reserved Printed in the United States of America November 1999
|
Original
|
PDF
|
CPC710-100
-66MHz
CPC710
IBM host bridge CPC710
137 0H14
0w08
0Y06
CPC710 timing
|
AA01 ti
Abstract: TMS 3529 0j22 0g07
Text: IBM Dual Bridge and Memory Controller Databook Revision 01 - July 13, 2000 Copyright and Disclaimer Copyright International Business Machines Corporation 1999. All Rights Reserved Printed in the United States of America July 2000 The following are trademarks of International Business Machines Corporation in the United States, or other countries, or both.
|
Original
|
PDF
|
dbamc01
IBM25CPC710AB3A100
AA01 ti
TMS 3529
0j22
0g07
|
Untitled
Abstract: No abstract text available
Text: IBM25CPC710AB3A100 IBM Dual Bridge and Memory Controller Features • • • • • • • • • • • • • • Up to 100 MHz PowerPC 60x 64-bit bus Supports 100 MHz SDRAM including PC100 I/O for up to 2 MB 8-bit flash ROM 32-bit 33 MHz/64-bit 33-66 MHz async dual bus
|
OCR Scan
|
PDF
|
IBM25CPC710AB3A100
64-bit
PC100
32-bit
Hz/64-bit
32x32mm
35jim
|