Untitled
Abstract: No abstract text available
Text: SN54LV373, SN74LV373 OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS196C − FEBRUARY 1993 − REVISED APRIL 1996 D EPIC Enhanced-Performance Implanted D D D D CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C
|
Original
|
PDF
|
SN54LV373,
SN74LV373
SCLS196C
MIL-STD-883C,
JESD-17
300-mil
|
SN54LV373
Abstract: SN74LV373 2811Q
Text: SN54LV373, SN74LV373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS196C – FEBRUARY 1993 – REVISED APRIL 1996 D D D D D EPIC Enhanced-Performance Implanted CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C
|
Original
|
PDF
|
SN54LV373,
SN74LV373
SCLS196C
MIL-STD-883C,
JESD-17
300-mil
SN54LV373
SN54LV373
SN74LV373
2811Q
|
SN74LV373
Abstract: SN54LV373
Text: SN54LV373, SN74LV373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS196C – FEBRUARY 1993 – REVISED APRIL 1996 D D D D D EPIC Enhanced-Performance Implanted CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C
|
Original
|
PDF
|
SN54LV373,
SN74LV373
SCLS196C
MIL-STD-883C,
JESD-17
300-mil
SN54LV373
SN74LV373
SN54LV373
|
SN74LV373DBLE
Abstract: SN74LV373DW SN74LV373DWR SN74LV373PWLE SN54LV373 SN74LV373
Text: SN54LV373, SN74LV373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS196C – FEBRUARY 1993 – REVISED APRIL 1996 D D D D D EPIC Enhanced-Performance Implanted CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C
|
Original
|
PDF
|
SN54LV373,
SN74LV373
SCLS196C
MIL-STD-883C,
JESD-17
300-mil
SN54LV373
SN74LV373DBLE
SN74LV373DW
SN74LV373DWR
SN74LV373PWLE
SN54LV373
SN74LV373
|
SN54LV373
Abstract: SN74LV373 SN74LV373DBLE SN74LV373DW SN74LV373DWR SN74LV373PWLE
Text: SN54LV373, SN74LV373 OCTAL TRANSPARENT DĆTYPE LATCHES WITH 3ĆSTATE OUTPUTS SCLS196C − FEBRUARY 1993 − REVISED APRIL 1996 D EPIC Enhanced-Performance Implanted D D D D CMOS 2-µ Process Typical VOLP (Output Ground Bounce) < 0.8 V at VCC, TA = 25°C
|
Original
|
PDF
|
SN54LV373,
SN74LV373
SCLS196C
MIL-STD-883C,
JESD-17
300-mil
20trollers
SN54LV373
SN74LV373
SN74LV373DBLE
SN74LV373DW
SN74LV373DWR
SN74LV373PWLE
|
SN74ALVCH162245
Abstract: Schottky Barrier Diode Bus-Termination Array SN7400 CLOCKED SLLS210 SCAD001D TEXAS INSTRUMENTS SN7400 SERIES buffer SN74LVCC4245 sn74154 SDAD001C SN7497
Text: Section 4 Logic Selection Guide ABT – Advanced BiCMOS Technology . . . . . . . . . . . . . . . . . . . . . . . . . . 4–3 ABTE/ETL – Advanced BiCMOS Technology/ Enhanced Transceiver Logic . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 4–9
|
Original
|
PDF
|
|
SN74HC02 Spice model
Abstract: philips semiconductor data handbook SDAD001C SDFD001B SCAD001D SN7497 spice model SN74AHC14 spice Transistor Crossreference SLLS210 ci ttl sn74ls00
Text: LOGIC OVERVIEW 1 FUNCTIONAL INDEX 2 FUNCTIONAL CROSSĆREFERENCE 3 DEVICE SELECTION GUIDE 4 3 LOGIC SELECTION GUIDE FIRST QUARTER 1997 IMPORTANT NOTICE Texas Instruments TI reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest
|
Original
|
PDF
|
|
54LV373
Abstract: No abstract text available
Text: SN54LV373, SN74LV373 OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS SCLS196C - FEBRUARY 1993 - REVISED APRIL 1996 EPIC Enhanced-Performance Implanted CMOS 2-\i Process SN54LV373 . . . J OR W PACKAGE SN74LV373. . . DB, DW, OR PW PACKAGE
|
OCR Scan
|
PDF
|
SN54LV373,
SN74LV373
SCLS196C
MIL-STD-883C,
JESD-17
300-mll
54LV373
|